OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl] - Rev 38

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 Added interrupt support. sybreon 6318d 07h /aemb/trunk/rtl
36 Removed asynchronous reset signal. sybreon 6331d 16h /aemb/trunk/rtl
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6332d 13h /aemb/trunk/rtl
34 Corrected speed issues after rev 1.9 update. sybreon 6333d 03h /aemb/trunk/rtl
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6348d 10h /aemb/trunk/rtl
31 Removed byte acrobatics. sybreon 6348d 10h /aemb/trunk/rtl
28 Fixed simulation bug. sybreon 6351d 10h /aemb/trunk/rtl
27 Removed some unnecessary bubble control. sybreon 6351d 21h /aemb/trunk/rtl
26 Fixed minor synthesis bug. sybreon 6351d 21h /aemb/trunk/rtl
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v		 sybreon 6352d 01h /aemb/trunk/rtl
24 Made minor performance optimisations. sybreon 6352d 11h /aemb/trunk/rtl
23 Fixed minor simulation bug. sybreon 6353d 03h /aemb/trunk/rtl
22 Added support for 8-bit and 16-bit data types. sybreon 6353d 03h /aemb/trunk/rtl
19 Added initial unified memory core. sybreon 6365d 12h /aemb/trunk/rtl
18 Moved testbench into /sim/verilog.
Simulation cleanups.		 sybreon 6366d 05h /aemb/trunk/rtl
17 Cosmetic changes sybreon 6367d 09h /aemb/trunk/rtl
16 Added pipeline stalling from incomplete bus cycles.
Separated sync and async portions of code.		 sybreon 6367d 21h /aemb/trunk/rtl
14 Added initial interrupt/exception support. sybreon 6374d 11h /aemb/trunk/rtl
11 Removed unused signals sybreon 6374d 19h /aemb/trunk/rtl
10 Fixed minor bugs sybreon 6374d 19h /aemb/trunk/rtl
9 Extended testbench code sybreon 6374d 19h /aemb/trunk/rtl
8 Fixed memory read-write data hazard sybreon 6374d 19h /aemb/trunk/rtl
7 Added CMP instruction sybreon 6374d 19h /aemb/trunk/rtl
5 Fixed endian correction issues on data bus. sybreon 6375d 11h /aemb/trunk/rtl
4 Fixed a minor bug where RD is trashed by a STORE instruction. Spotted by Joon Lee. sybreon 6383d 13h /aemb/trunk/rtl
3 initial import sybreon 6400d 08h /aemb/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.