OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl] - Rev 65

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
65 Fixed minor typo causing synthesis failure. sybreon 6086d 02h /aemb/trunk/rtl
63 Fixed interrupt signal synchronisation. sybreon 6086d 12h /aemb/trunk/rtl
62 Fixed minor typo. sybreon 6086d 12h /aemb/trunk/rtl
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6086d 14h /aemb/trunk/rtl
56 Parameterised optional components into aeMB_xecu.v sybreon 6090d 12h /aemb/trunk/rtl
55 Upgraded license to LGPLv3.
Significant performance optimisations.		 sybreon 6090d 19h /aemb/trunk/rtl
53 Added GET/PUT support through a FSL bus. sybreon 6091d 15h /aemb/trunk/rtl
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6092d 18h /aemb/trunk/rtl
50 Parameterised optional components. sybreon 6092d 21h /aemb/trunk/rtl
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6097d 06h /aemb/trunk/rtl
45 Minor code cleanup. sybreon 6098d 03h /aemb/trunk/rtl
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6098d 16h /aemb/trunk/rtl
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6099d 08h /aemb/trunk/rtl
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6109d 17h /aemb/trunk/rtl
38 Added interrupt support. sybreon 6254d 17h /aemb/trunk/rtl
36 Removed asynchronous reset signal. sybreon 6268d 03h /aemb/trunk/rtl
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6268d 23h /aemb/trunk/rtl
34 Corrected speed issues after rev 1.9 update. sybreon 6269d 13h /aemb/trunk/rtl
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6284d 20h /aemb/trunk/rtl
31 Removed byte acrobatics. sybreon 6284d 20h /aemb/trunk/rtl
28 Fixed simulation bug. sybreon 6287d 21h /aemb/trunk/rtl
27 Removed some unnecessary bubble control. sybreon 6288d 07h /aemb/trunk/rtl
26 Fixed minor synthesis bug. sybreon 6288d 07h /aemb/trunk/rtl
25 Added code documentation.
Improved size & speed of rtl/verilog/aeMB_aslu.v		 sybreon 6288d 11h /aemb/trunk/rtl
24 Made minor performance optimisations. sybreon 6288d 21h /aemb/trunk/rtl
23 Fixed minor simulation bug. sybreon 6289d 13h /aemb/trunk/rtl
22 Added support for 8-bit and 16-bit data types. sybreon 6289d 14h /aemb/trunk/rtl
19 Added initial unified memory core. sybreon 6301d 23h /aemb/trunk/rtl
18 Moved testbench into /sim/verilog.
Simulation cleanups.		 sybreon 6302d 15h /aemb/trunk/rtl
17 Cosmetic changes sybreon 6303d 19h /aemb/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.