OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl] - Rev 78

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
78 initial import sybreon 6089d 04h /aemb/trunk/rtl
76 initial sybreon 6092d 10h /aemb/trunk/rtl
73 Moved simulation kernel into code. sybreon 6099d 12h /aemb/trunk/rtl
72 Minor code cleanup. sybreon 6099d 12h /aemb/trunk/rtl
71 Old version deprecated. sybreon 6106d 15h /aemb/trunk/rtl
70 Change interrupt to positive level triggered interrupts. sybreon 6107d 14h /aemb/trunk/rtl
66 Added fsl_tag_o to FSL bus (tag either address or data). sybreon 6113d 07h /aemb/trunk/rtl
65 Fixed minor typo causing synthesis failure. sybreon 6114d 20h /aemb/trunk/rtl
63 Fixed interrupt signal synchronisation. sybreon 6115d 05h /aemb/trunk/rtl
62 Fixed minor typo. sybreon 6115d 06h /aemb/trunk/rtl
61 Changed interrupt handling system (reported by M. Ettus). sybreon 6115d 07h /aemb/trunk/rtl
56 Parameterised optional components into aeMB_xecu.v sybreon 6119d 05h /aemb/trunk/rtl
55 Upgraded license to LGPLv3.
Significant performance optimisations.		 sybreon 6119d 12h /aemb/trunk/rtl
53 Added GET/PUT support through a FSL bus. sybreon 6120d 08h /aemb/trunk/rtl
51 Fixed data WISHBONE arbitration problem (reported by J Lee). sybreon 6121d 11h /aemb/trunk/rtl
50 Parameterised optional components. sybreon 6121d 15h /aemb/trunk/rtl
48 Fixed spurious interrupt latching during long bus cycles (spotted by J Lee). sybreon 6126d 00h /aemb/trunk/rtl
45 Minor code cleanup. sybreon 6126d 21h /aemb/trunk/rtl
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.		 sybreon 6127d 10h /aemb/trunk/rtl
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.		 sybreon 6128d 02h /aemb/trunk/rtl
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6138d 10h /aemb/trunk/rtl
38 Added interrupt support. sybreon 6283d 10h /aemb/trunk/rtl
36 Removed asynchronous reset signal. sybreon 6296d 20h /aemb/trunk/rtl
35 Added async BRA/DLY signals for future clock, reset, and interrupt features. sybreon 6297d 17h /aemb/trunk/rtl
34 Corrected speed issues after rev 1.9 update. sybreon 6298d 06h /aemb/trunk/rtl
33 Fixed minor data hazard bug spotted by Matt Ettus. sybreon 6313d 13h /aemb/trunk/rtl
31 Removed byte acrobatics. sybreon 6313d 13h /aemb/trunk/rtl
28 Fixed simulation bug. sybreon 6316d 14h /aemb/trunk/rtl
27 Removed some unnecessary bubble control. sybreon 6317d 01h /aemb/trunk/rtl
26 Fixed minor synthesis bug. sybreon 6317d 01h /aemb/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.