OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_11/] [rtl/] [verilog/] [can_btl.v] - Rev 102

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
102 Little fixes (to fix warnings). mohor 7680d 04h /can/tags/rel_11/rtl/verilog/can_btl.v
100 Synchronization changed. mohor 7684d 06h /can/tags/rel_11/rtl/verilog/can_btl.v
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.
mohor 7697d 00h /can/tags/rel_11/rtl/verilog/can_btl.v
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.
mohor 7697d 01h /can/tags/rel_11/rtl/verilog/can_btl.v
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7699d 23h /can/tags/rel_11/rtl/verilog/can_btl.v
82 Removed few signals. mohor 7700d 01h /can/tags/rel_11/rtl/verilog/can_btl.v
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.
mohor 7701d 01h /can/tags/rel_11/rtl/verilog/can_btl.v
77 Synchronization is also needed when transmitting a message. mohor 7704d 00h /can/tags/rel_11/rtl/verilog/can_btl.v
76 Counters width changed. mohor 7704d 00h /can/tags/rel_11/rtl/verilog/can_btl.v
75 When switching to tx, sync stage is overjumped. mohor 7706d 01h /can/tags/rel_11/rtl/verilog/can_btl.v
35 Several registers added. Not finished, yet. mohor 7822d 19h /can/tags/rel_11/rtl/verilog/can_btl.v
29 Overload fixed. Hard synchronization also enabled at the last bit of
interframe.
mohor 7827d 20h /can/tags/rel_11/rtl/verilog/can_btl.v
28 Bosch license warning added. Error counters finished. Overload frames
still need to be fixed.
mohor 7828d 13h /can/tags/rel_11/rtl/verilog/can_btl.v
24 backup. mohor 7837d 14h /can/tags/rel_11/rtl/verilog/can_btl.v
15 Temporary version (backup). mohor 7857d 21h /can/tags/rel_11/rtl/verilog/can_btl.v
11 Acceptance filter added. mohor 7860d 13h /can/tags/rel_11/rtl/verilog/can_btl.v
10 Backup version. mohor 7871d 11h /can/tags/rel_11/rtl/verilog/can_btl.v
9 Header changed, testbench improved to send a frame (crc still missing). mohor 7872d 15h /can/tags/rel_11/rtl/verilog/can_btl.v
7 Tripple sampling supported. mohor 7873d 13h /can/tags/rel_11/rtl/verilog/can_btl.v
6 Commented lines removed. mohor 7873d 15h /can/tags/rel_11/rtl/verilog/can_btl.v
5 Synchronization working. mohor 7874d 01h /can/tags/rel_11/rtl/verilog/can_btl.v
2 Initial mohor 7878d 22h /can/tags/rel_11/rtl/verilog/can_btl.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.