OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_16/] - Rev 161

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5607d 17h /can/tags/rel_16
122 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7627d 06h /tags/rel_16
118 Artisan RAM fixed (when not using BIST). mohor 7636d 03h /trunk
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.		 mohor 7636d 03h /trunk
115 Artisan ram instances added. simons 7641d 21h /trunk
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7668d 22h /trunk
111 Fixed according to the linter.
Case statement for data_out joined.		 mohor 7670d 22h /trunk
110 Fixed according to the linter. mohor 7670d 22h /trunk
109 Fixed according to the linter. mohor 7670d 23h /trunk
108 Fixed according to the linter. mohor 7670d 23h /trunk
107 Fixed according to the linter. mohor 7671d 00h /trunk
106 Unused signal removed. mohor 7676d 22h /trunk
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.		 tadejm 7677d 11h /trunk
102 Little fixes (to fix warnings). mohor 7680d 02h /trunk
100 Synchronization changed. mohor 7684d 04h /trunk
99 PCI_BIST replaced with CAN_BIST. mohor 7684d 04h /trunk
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7689d 15h /trunk
95 Virtual silicon ram instances added. simons 7689d 16h /trunk
93 synthesis full_case parallel_case fixed. mohor 7695d 03h /trunk
92 clkout is clk/2 after the reset. mohor 7695d 12h /trunk
90 paralel_case and full_case compiler directives added to case statements. mohor 7696d 01h /trunk
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.		 mohor 7696d 22h /trunk
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.		 mohor 7696d 23h /trunk
85 Typo fixed. mohor 7698d 14h /trunk
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7699d 21h /trunk
83 cs_can_i is used only when WISHBONE interface is not used. mohor 7699d 22h /trunk
82 Removed few signals. mohor 7699d 23h /trunk
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.		 mohor 7699d 23h /trunk
80 Form error was detected when stuff bit occured at the end of crc. mohor 7699d 23h /trunk
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7700d 23h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.