OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_20] - Rev 64

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
64 *** empty log message *** mohor 7787d 01h /can/tags/rel_20
63 ALE changes on negedge of clk. mohor 7792d 22h /can/tags/rel_20
62 can_cs signal used for generation of the cs. mohor 7792d 22h /can/tags/rel_20
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.		 mohor 7795d 12h /can/tags/rel_20
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.		 mohor 7795d 13h /can/tags/rel_20
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.		 mohor 7795d 13h /can/tags/rel_20
58 timescale.v is used for simulation only. mohor 7796d 01h /can/tags/rel_20
57 Mux used for clkout to avoid "gated clocks warning". mohor 7796d 01h /can/tags/rel_20
56 Doubled declarations removed. mohor 7797d 00h /can/tags/rel_20
55 wire declaration added. mohor 7797d 00h /can/tags/rel_20
53 CAN pins located. mohor 7802d 02h /can/tags/rel_20
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7802d 02h /can/tags/rel_20
51 Xilinx RAM added. mohor 7802d 03h /can/tags/rel_20
50 Top level signal names changed. mohor 7802d 03h /can/tags/rel_20
49 Actel APA ram changed. Now synchronous read is used. mohor 7805d 18h /can/tags/rel_20
48 Actel APA ram supported. mohor 7805d 19h /can/tags/rel_20
47 Data is latched on read. mohor 7805d 19h /can/tags/rel_20
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.		 mohor 7815d 17h /can/tags/rel_20
44 When bit error occured while active error flag was transmitted, counter was
not incremented.		 mohor 7815d 18h /can/tags/rel_20
43 Directory keeper. mohor 7816d 01h /can/tags/rel_20
42 Initial version of the project. mohor 7816d 01h /can/tags/rel_20
41 Incomplete sensitivity list fixed. mohor 7816d 03h /can/tags/rel_20
40 Typo fixed. mohor 7816d 03h /can/tags/rel_20
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.		 mohor 7816d 03h /can/tags/rel_20
38 Temporary backup version (still fully operable). mohor 7817d 17h /can/tags/rel_20
37 Define CAN_CLOCK_DIVIDER_MODE not used any more. Deleted. mohor 7817d 17h /can/tags/rel_20
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.		 mohor 7817d 18h /can/tags/rel_20
35 Several registers added. Not finished, yet. mohor 7820d 21h /can/tags/rel_20
34 Errors monitoring improved. arbitration_lost improved. mohor 7823d 03h /can/tags/rel_20
33 abort_tx added. mohor 7823d 03h /can/tags/rel_20

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.