OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_20] - Rev 79

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7699d 03h /can/tags/rel_20
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.
mohor 7699d 04h /can/tags/rel_20
77 Synchronization is also needed when transmitting a message. mohor 7702d 03h /can/tags/rel_20
76 Counters width changed. mohor 7702d 03h /can/tags/rel_20
75 When switching to tx, sync stage is overjumped. mohor 7704d 03h /can/tags/rel_20
73 overrun and length_info fifos are initialized at the end of reset. mohor 7704d 08h /can/tags/rel_20
71 Ports added for the CAN_BIST. mohor 7706d 06h /can/tags/rel_20
70 data_out is already registered in the can_top.v file. mohor 7706d 06h /can/tags/rel_20
69 Some features are supported in extended mode only (listen_only_mode...). mohor 7761d 02h /can/tags/rel_20
68 CAN inturrupt is active low. mohor 7781d 06h /can/tags/rel_20
67 CAN interrupt is active low. mohor 7781d 06h /can/tags/rel_20
66 unix. mohor 7787d 01h /can/tags/rel_20
65 unix. mohor 7787d 01h /can/tags/rel_20
64 *** empty log message *** mohor 7787d 01h /can/tags/rel_20
63 ALE changes on negedge of clk. mohor 7792d 22h /can/tags/rel_20
62 can_cs signal used for generation of the cs. mohor 7792d 22h /can/tags/rel_20
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.
mohor 7795d 12h /can/tags/rel_20
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.
mohor 7795d 13h /can/tags/rel_20
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.
mohor 7795d 13h /can/tags/rel_20
58 timescale.v is used for simulation only. mohor 7796d 01h /can/tags/rel_20
57 Mux used for clkout to avoid "gated clocks warning". mohor 7796d 01h /can/tags/rel_20
56 Doubled declarations removed. mohor 7797d 00h /can/tags/rel_20
55 wire declaration added. mohor 7797d 00h /can/tags/rel_20
53 CAN pins located. mohor 7802d 02h /can/tags/rel_20
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7802d 02h /can/tags/rel_20
51 Xilinx RAM added. mohor 7802d 03h /can/tags/rel_20
50 Top level signal names changed. mohor 7802d 03h /can/tags/rel_20
49 Actel APA ram changed. Now synchronous read is used. mohor 7805d 18h /can/tags/rel_20
48 Actel APA ram supported. mohor 7805d 19h /can/tags/rel_20
47 Data is latched on read. mohor 7805d 19h /can/tags/rel_20

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.