OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_9/] [rtl/] - Rev 88

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.		 mohor 7722d 21h /can/tags/rel_9/rtl
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.		 mohor 7722d 22h /can/tags/rel_9/rtl
85 Typo fixed. mohor 7724d 13h /can/tags/rel_9/rtl
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7725d 20h /can/tags/rel_9/rtl
82 Removed few signals. mohor 7725d 22h /can/tags/rel_9/rtl
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.		 mohor 7725d 22h /can/tags/rel_9/rtl
80 Form error was detected when stuff bit occured at the end of crc. mohor 7725d 22h /can/tags/rel_9/rtl
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7726d 22h /can/tags/rel_9/rtl
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.		 mohor 7726d 22h /can/tags/rel_9/rtl
77 Synchronization is also needed when transmitting a message. mohor 7729d 21h /can/tags/rel_9/rtl
76 Counters width changed. mohor 7729d 21h /can/tags/rel_9/rtl
75 When switching to tx, sync stage is overjumped. mohor 7731d 22h /can/tags/rel_9/rtl
73 overrun and length_info fifos are initialized at the end of reset. mohor 7732d 02h /can/tags/rel_9/rtl
71 Ports added for the CAN_BIST. mohor 7734d 01h /can/tags/rel_9/rtl
70 data_out is already registered in the can_top.v file. mohor 7734d 01h /can/tags/rel_9/rtl
69 Some features are supported in extended mode only (listen_only_mode...). mohor 7788d 21h /can/tags/rel_9/rtl
67 CAN interrupt is active low. mohor 7809d 01h /can/tags/rel_9/rtl
66 unix. mohor 7814d 19h /can/tags/rel_9/rtl
65 unix. mohor 7814d 19h /can/tags/rel_9/rtl
64 *** empty log message *** mohor 7814d 19h /can/tags/rel_9/rtl
62 can_cs signal used for generation of the cs. mohor 7820d 16h /can/tags/rel_9/rtl
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.		 mohor 7823d 06h /can/tags/rel_9/rtl
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.		 mohor 7823d 07h /can/tags/rel_9/rtl
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.		 mohor 7823d 08h /can/tags/rel_9/rtl
58 timescale.v is used for simulation only. mohor 7823d 20h /can/tags/rel_9/rtl
57 Mux used for clkout to avoid "gated clocks warning". mohor 7823d 20h /can/tags/rel_9/rtl
56 Doubled declarations removed. mohor 7824d 18h /can/tags/rel_9/rtl
55 wire declaration added. mohor 7824d 19h /can/tags/rel_9/rtl
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7829d 20h /can/tags/rel_9/rtl
51 Xilinx RAM added. mohor 7829d 21h /can/tags/rel_9/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.