OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [rtl] - Rev 77

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 Synchronization is also needed when transmitting a message. mohor 7765d 02h /can/trunk/rtl
76 Counters width changed. mohor 7765d 02h /can/trunk/rtl
75 When switching to tx, sync stage is overjumped. mohor 7767d 03h /can/trunk/rtl
73 overrun and length_info fifos are initialized at the end of reset. mohor 7767d 07h /can/trunk/rtl
71 Ports added for the CAN_BIST. mohor 7769d 06h /can/trunk/rtl
70 data_out is already registered in the can_top.v file. mohor 7769d 06h /can/trunk/rtl
69 Some features are supported in extended mode only (listen_only_mode...). mohor 7824d 02h /can/trunk/rtl
67 CAN interrupt is active low. mohor 7844d 06h /can/trunk/rtl
66 unix. mohor 7850d 00h /can/trunk/rtl
65 unix. mohor 7850d 00h /can/trunk/rtl
64 *** empty log message *** mohor 7850d 00h /can/trunk/rtl
62 can_cs signal used for generation of the cs. mohor 7855d 21h /can/trunk/rtl
61 Bidirectional port_0_i changed to port_0_io.
input cs_can changed to cs_can_i.
mohor 7858d 11h /can/trunk/rtl
60 rd_i and wr_i are active high signals. If 8051 is connected, these two signals
need to be negated one level higher.
mohor 7858d 12h /can/trunk/rtl
59 8051 interface added (besides WISHBONE interface). Selection is made in
can_defines.v file.
mohor 7858d 13h /can/trunk/rtl
58 timescale.v is used for simulation only. mohor 7859d 01h /can/trunk/rtl
57 Mux used for clkout to avoid "gated clocks warning". mohor 7859d 01h /can/trunk/rtl
56 Doubled declarations removed. mohor 7860d 00h /can/trunk/rtl
55 wire declaration added. mohor 7860d 00h /can/trunk/rtl
52 tx_o is now tristated signal. tx_oen and tx_o combined together. mohor 7865d 02h /can/trunk/rtl
51 Xilinx RAM added. mohor 7865d 02h /can/trunk/rtl
50 Top level signal names changed. mohor 7865d 02h /can/trunk/rtl
48 Actel APA ram supported. mohor 7868d 18h /can/trunk/rtl
47 Data is latched on read. mohor 7868d 18h /can/trunk/rtl
45 When a dominant bit was detected at the third bit of the intermission and
node had a message to transmit, bit_stuff error could occur. Fixed.
mohor 7878d 17h /can/trunk/rtl
44 When bit error occured while active error flag was transmitted, counter was
not incremented.
mohor 7878d 18h /can/trunk/rtl
41 Incomplete sensitivity list fixed. mohor 7879d 02h /can/trunk/rtl
40 Typo fixed. mohor 7879d 02h /can/trunk/rtl
39 CAN core finished. Host interface added. Registers finished.
Synchronization to the wishbone finished.
mohor 7879d 02h /can/trunk/rtl
36 Most of the registers added. Registers "arbitration lost capture", "error code
capture" + few more still need to be added.
mohor 7880d 17h /can/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.