OpenCores
URL https://opencores.org/ocsvn/copyblaze/copyblaze/trunk

Subversion Repositories copyblaze

[/] [copyblaze/] [trunk] - Rev 41

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 SIM:
- Update the wb_uart to a 8 bit system
- use ulogic		 ameziti 4605d 23h /copyblaze/trunk
40 SIM:
- use external script for the Path		 ameziti 4606d 18h /copyblaze/trunk
39 DEV:
- BUG : pop the stack also at "return I" instruction.		 ameziti 4606d 18h /copyblaze/trunk
38 PRJ:
- remove automaticly generated code from svn.		 ameziti 4606d 18h /copyblaze/trunk
37 SIM:
- validation of the wishbone timer interrupt access		 ameziti 4606d 18h /copyblaze/trunk
36 SW:
- code for testing interruption with wishbone timer.		 ameziti 4606d 18h /copyblaze/trunk
35 PRJ:
- remove inversionned files.		 ameziti 4607d 08h /copyblaze/trunk
34 SIM:
- wisbone:
- add testbench for testing wishbone timer.		 ameziti 4607d 08h /copyblaze/trunk
33 SIM:
- add path from script		 ameziti 4607d 08h /copyblaze/trunk
32 SW:
- wishbone:
- add timer code software		 ameziti 4607d 08h /copyblaze/trunk
31 SIM:
- wishbone :
- add some docs for "Wishbone Verification" methodology.		 ameziti 4607d 22h /copyblaze/trunk
30 SW:
- wishbone :
- add asm code for the "wb_timer_08" wishbone validation test
- add asm code for the "wb_uart_08" wishbone validation test		 ameziti 4607d 22h /copyblaze/trunk
29 SIM:
- wishbone :
- add constants value of the address of wg_gpio_08 internal registers		 ameziti 4607d 22h /copyblaze/trunk
28 SW
- add asm code for the "wb_gpio_08" wishbone validation test		 ameziti 4607d 22h /copyblaze/trunk
27 SW
- add asm code for the "wb_gpio_08" wishbone validation test		 ameziti 4607d 22h /copyblaze/trunk
26 ameziti 4607d 23h /copyblaze/trunk
25 SIM
- add ModelSim scripts for the "wb_gpio_08" wishbone validation test		 ameziti 4607d 23h /copyblaze/trunk
24 SIM
- change the names format of ModelSim scripts		 ameziti 4607d 23h /copyblaze/trunk
23 SIM:
- test the read wishbone instruction		 ameziti 4607d 23h /copyblaze/trunk
22 DEV:
- wishbone :
- change the names of significants signals
- transport the data from the external component to phase2 write.		 ameziti 4610d 15h /copyblaze/trunk
21 SIM:
- test the read wishbone instruction		 ameziti 4610d 15h /copyblaze/trunk
20 SIM
- change the path of wishbone components		 ameziti 4610d 15h /copyblaze/trunk
19 DEV:
- wishbone address selection		 ameziti 4610d 15h /copyblaze/trunk
18 DEV:
- correct some instructions selections		 ameziti 4610d 15h /copyblaze/trunk
17 SW:
- test the read wishbone instruction		 ameziti 4610d 15h /copyblaze/trunk
16 DEV:
- wishbone : add wishbone components		 ameziti 4610d 15h /copyblaze/trunk
15 DOC:
- wishbone : update the instruction		 ameziti 4610d 17h /copyblaze/trunk
14 DOC:
- wishbone : add some comments		 ameziti 4610d 20h /copyblaze/trunk
13 DEV:
- remove unused Wishbone signals		 ameziti 4610d 20h /copyblaze/trunk
12 DEV:
- remove "Stall" management		 ameziti 4610d 21h /copyblaze/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.