OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] - Rev 138

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
138 Temp version before changing dbg interface. igorm 7417d 20h /dbg_interface/tags/asyst_2
136 Table describing chain codes added. igorm 7421d 21h /dbg_interface/tags/asyst_2
135 'hz changed to 1'hz because Icarus complains. igorm 7424d 20h /dbg_interface/tags/asyst_2
132 Documentation updated. Many missing things added. igorm 7425d 19h /dbg_interface/tags/asyst_2
131 Documentation updated. Many missing things added. igorm 7425d 19h /dbg_interface/tags/asyst_2
129 New documentation. mohor 7467d 18h /dbg_interface/tags/asyst_2
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7470d 02h /dbg_interface/tags/asyst_2
126 run_sim.scr renamed to run_sim for VATS. mohor 7473d 01h /dbg_interface/tags/asyst_2
124 Display for VATS added. mohor 7474d 22h /dbg_interface/tags/asyst_2
123 All flipflops are reset. mohor 7474d 22h /dbg_interface/tags/asyst_2
121 Port signals are all set to zero after reset. mohor 7477d 22h /dbg_interface/tags/asyst_2
120 test stall_test added. mohor 7478d 01h /dbg_interface/tags/asyst_2
119 cpu_stall_o activated as soon as bp occurs. mohor 7478d 02h /dbg_interface/tags/asyst_2
117 Define name changed. mohor 7479d 22h /dbg_interface/tags/asyst_2
116 Data latching changed when testing WB. mohor 7479d 22h /dbg_interface/tags/asyst_2
115 More debug data added. mohor 7480d 02h /dbg_interface/tags/asyst_2
114 CRC generation iand verification in bench changed. mohor 7480d 03h /dbg_interface/tags/asyst_2
113 IDCODE test improved. mohor 7480d 04h /dbg_interface/tags/asyst_2
112 dbg_tb_defines.v not used. mohor 7480d 23h /dbg_interface/tags/asyst_2
111 Define tap_defines.v added to test bench. mohor 7480d 23h /dbg_interface/tags/asyst_2
110 Waiting for "ready" improved. mohor 7481d 00h /dbg_interface/tags/asyst_2
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7481d 05h /dbg_interface/tags/asyst_2
106 Sensitivity list updated. simons 7482d 03h /dbg_interface/tags/asyst_2
104 cpu_tall_o is set with cpu_stb_o or register. mohor 7482d 18h /dbg_interface/tags/asyst_2
102 New version. mohor 7482d 18h /dbg_interface/tags/asyst_2
101 Almost finished. mohor 7482d 19h /dbg_interface/tags/asyst_2
100 *** empty log message *** mohor 7483d 21h /dbg_interface/tags/asyst_2
99 cpu registers added. mohor 7483d 21h /dbg_interface/tags/asyst_2
97 Working. mohor 7485d 00h /dbg_interface/tags/asyst_2
96 Working. mohor 7485d 01h /dbg_interface/tags/asyst_2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.