URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl] - Rev 108

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
108	Reset values width added because of FV, a good sentence changed because some tools can not handle it.	simons	7467d 23h	/dbg_interface/tags/asyst_2/rtl
106	Sensitivity list updated.	simons	7468d 21h	/dbg_interface/tags/asyst_2/rtl
104	cpu_tall_o is set with cpu_stb_o or register.	mohor	7469d 12h	/dbg_interface/tags/asyst_2/rtl
102	New version.	mohor	7469d 12h	/dbg_interface/tags/asyst_2/rtl
101	Almost finished.	mohor	7469d 13h	/dbg_interface/tags/asyst_2/rtl
100	* empty log message *	mohor	7470d 15h	/dbg_interface/tags/asyst_2/rtl
99	cpu registers added.	mohor	7470d 15h	/dbg_interface/tags/asyst_2/rtl
97	Working.	mohor	7471d 18h	/dbg_interface/tags/asyst_2/rtl
95	Temp version.	mohor	7472d 07h	/dbg_interface/tags/asyst_2/rtl
94	temp version. Resets will be changed in next version.	mohor	7472d 18h	/dbg_interface/tags/asyst_2/rtl
93	tmp version.	mohor	7473d 19h	/dbg_interface/tags/asyst_2/rtl
92	temp version.	mohor	7476d 22h	/dbg_interface/tags/asyst_2/rtl
91	tmp version.	mohor	7477d 17h	/dbg_interface/tags/asyst_2/rtl
90	tmp version.	mohor	7478d 12h	/dbg_interface/tags/asyst_2/rtl
89	temp4 version.	mohor	7479d 18h	/dbg_interface/tags/asyst_2/rtl
88	temp3 version.	mohor	7480d 13h	/dbg_interface/tags/asyst_2/rtl
87	tmp2 version.	mohor	7481d 18h	/dbg_interface/tags/asyst_2/rtl
86	Tmp version.	mohor	7494d 14h	/dbg_interface/tags/asyst_2/rtl
83	Small fix.	mohor	7494d 15h	/dbg_interface/tags/asyst_2/rtl
82	New directory structure. New version of the debug interface.	mohor	7494d 15h	/dbg_interface/tags/asyst_2/rtl
81	New directory structure. New version of the debug interface. Files that are not needed removed.	mohor	7494d 15h	/dbg_interface/tags/asyst_2/rtl
77	MBIST chain connection fixed.	mohor	7555d 12h	/dbg_interface/tags/asyst_2/rtl
73	CRC logic changed.	mohor	7555d 14h	/dbg_interface/tags/asyst_2/rtl
71	Mbist support added.	simons	7557d 20h	/dbg_interface/tags/asyst_2/rtl
67	Lower two address lines must be always zero.	simons	7590d 16h	/dbg_interface/tags/asyst_2/rtl
65	WB_CNTL register added, some syncronization fixes.	simons	7591d 16h	/dbg_interface/tags/asyst_2/rtl
63	Three more chains added for cpu debug access.	simons	7611d 16h	/dbg_interface/tags/asyst_2/rtl
61	Lapsus fixed.	simons	7639d 16h	/dbg_interface/tags/asyst_2/rtl
59	Reset value for riscsel register set to 1.	simons	7639d 17h	/dbg_interface/tags/asyst_2/rtl
57	Multiple cpu support added.	simons	7639d 18h	/dbg_interface/tags/asyst_2/rtl

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl] - Rev 108

Filtering Options