URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] [bench/] - Rev 117

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
117	Define name changed.	mohor	7506d 09h	/dbg_interface/tags/highland_ver1/bench
116	Data latching changed when testing WB.	mohor	7506d 09h	/dbg_interface/tags/highland_ver1/bench
115	More debug data added.	mohor	7506d 13h	/dbg_interface/tags/highland_ver1/bench
114	CRC generation iand verification in bench changed.	mohor	7506d 14h	/dbg_interface/tags/highland_ver1/bench
113	IDCODE test improved.	mohor	7506d 15h	/dbg_interface/tags/highland_ver1/bench
112	dbg_tb_defines.v not used.	mohor	7507d 10h	/dbg_interface/tags/highland_ver1/bench
111	Define tap_defines.v added to test bench.	mohor	7507d 10h	/dbg_interface/tags/highland_ver1/bench
110	Waiting for "ready" improved.	mohor	7507d 11h	/dbg_interface/tags/highland_ver1/bench
102	New version.	mohor	7509d 05h	/dbg_interface/tags/highland_ver1/bench
101	Almost finished.	mohor	7509d 06h	/dbg_interface/tags/highland_ver1/bench
99	cpu registers added.	mohor	7510d 09h	/dbg_interface/tags/highland_ver1/bench
96	Working.	mohor	7511d 13h	/dbg_interface/tags/highland_ver1/bench
95	Temp version.	mohor	7512d 00h	/dbg_interface/tags/highland_ver1/bench
93	tmp version.	mohor	7513d 12h	/dbg_interface/tags/highland_ver1/bench
92	temp version.	mohor	7516d 16h	/dbg_interface/tags/highland_ver1/bench
91	tmp version.	mohor	7517d 11h	/dbg_interface/tags/highland_ver1/bench
90	tmp version.	mohor	7518d 05h	/dbg_interface/tags/highland_ver1/bench
89	temp4 version.	mohor	7519d 11h	/dbg_interface/tags/highland_ver1/bench
88	temp3 version.	mohor	7520d 06h	/dbg_interface/tags/highland_ver1/bench
87	tmp2 version.	mohor	7521d 11h	/dbg_interface/tags/highland_ver1/bench
80	New version of the debug interface. Not finished, yet.	mohor	7534d 09h	/dbg_interface/tags/highland_ver1/bench
75	Simulation files.	mohor	7595d 07h	/dbg_interface/tags/highland_ver1/bench
73	CRC logic changed.	mohor	7595d 07h	/dbg_interface/tags/highland_ver1/bench
63	Three more chains added for cpu debug access.	simons	7651d 09h	/dbg_interface/tags/highland_ver1/bench
47	mon_cntl_o signals that controls monitor mux added.	mohor	8129d 09h	/dbg_interface/tags/highland_ver1/bench
38	Few outputs for boundary scan chain added.	mohor	8185d 09h	/dbg_interface/tags/highland_ver1/bench
36	Structure changed. Hooks for jtag chain added.	mohor	8189d 08h	/dbg_interface/tags/highland_ver1/bench
17	dbg_timescale.v changed to timescale.v This is done for the simulation of few different cores in a single project.	mohor	8329d 12h	/dbg_interface/tags/highland_ver1/bench
15	bs_chain_o added.	mohor	8331d 13h	/dbg_interface/tags/highland_ver1/bench
13	Signal names changed to lowercase.	mohor	8332d 13h	/dbg_interface/tags/highland_ver1/bench

Browse

Tools

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] [bench/] - Rev 117

Filtering Options