OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] [rtl/] [verilog/] [dbg_top.v] - Rev 158

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5637d 15h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7459d 18h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7504d 01h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
123 All flipflops are reset. mohor 7508d 21h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
117 Define name changed. mohor 7513d 21h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7515d 04h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
106 Sensitivity list updated. simons 7516d 02h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
101 Almost finished. mohor 7516d 18h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
99 cpu registers added. mohor 7517d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
95 Temp version. mohor 7519d 12h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7541d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
73 CRC logic changed. mohor 7602d 19h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
67 Lower two address lines must be always zero. simons 7637d 21h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
65 WB_CNTL register added, some syncronization fixes. simons 7638d 21h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
63 Three more chains added for cpu debug access. simons 7658d 21h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
57 Multiple cpu support added. simons 7686d 23h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7953d 21h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7981d 08h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
47 mon_cntl_o signals that controls monitor mux added. mohor 8136d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
44 Signal names changed to lower case. mohor 8151d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
43 Intentional error removed. mohor 8156d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
42 A block for checking possible simulation/synthesis missmatch added. mohor 8157d 00h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8193d 01h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
36 Structure changed. Hooks for jtag chain added. mohor 8196d 20h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8226d 23h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
32 Stupid bug that was entered by previous update fixed. mohor 8227d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
31 trst synchronization is not needed and was removed. mohor 8227d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8239d 03h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
28 TDO and TDO Enable signal are separated into two signals. mohor 8275d 00h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v
25 trst signal is synchronized to wb_clk_i. mohor 8289d 22h /dbg_interface/tags/highland_ver1/rtl/verilog/dbg_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.