OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [rel_21/] - Rev 67

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 Lower two address lines must be always zero. simons 7608d 23h /dbg_interface/tags/rel_21
65 WB_CNTL register added, some syncronization fixes. simons 7609d 22h /dbg_interface/tags/rel_21
63 Three more chains added for cpu debug access. simons 7629d 23h /dbg_interface/tags/rel_21
61 Lapsus fixed. simons 7657d 23h /dbg_interface/tags/rel_21
59 Reset value for riscsel register set to 1. simons 7657d 23h /dbg_interface/tags/rel_21
57 Multiple cpu support added. simons 7658d 00h /dbg_interface/tags/rel_21
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7924d 21h /dbg_interface/tags/rel_21
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7924d 21h /dbg_interface/tags/rel_21
53 Trst active high. Inverted on higher layer. mohor 7924d 22h /dbg_interface/tags/rel_21
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7924d 22h /dbg_interface/tags/rel_21
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7952d 10h /dbg_interface/tags/rel_21
50 Revision 1.5 of the document ready. WISHBONE Scan Chain changed. mohor 7952d 11h /dbg_interface/tags/rel_21
47 mon_cntl_o signals that controls monitor mux added. mohor 8107d 22h /dbg_interface/tags/rel_21
46 Asynchronous reset used instead of synchronous. mohor 8116d 04h /dbg_interface/tags/rel_21
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8123d 00h /dbg_interface/tags/rel_21
44 Signal names changed to lower case. mohor 8123d 00h /dbg_interface/tags/rel_21
43 Intentional error removed. mohor 8127d 23h /dbg_interface/tags/rel_21
42 A block for checking possible simulation/synthesis missmatch added. mohor 8128d 01h /dbg_interface/tags/rel_21
41 Function changed to logic because of some synthesis warnings. mohor 8135d 22h /dbg_interface/tags/rel_21
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8149d 22h /dbg_interface/tags/rel_21
39 tdo_padoen_o changed to tdo_padoe_o. Signal was always active high, just
not named correctly.		 mohor 8150d 23h /dbg_interface/tags/rel_21
38 Few outputs for boundary scan chain added. mohor 8163d 22h /dbg_interface/tags/rel_21
37 tap_top and dbg_top modules are put into two separate modules. tap_top
contains only tap state machine and related logic. dbg_top contains all
logic necessery for debugging.		 mohor 8164d 02h /dbg_interface/tags/rel_21
36 Structure changed. Hooks for jtag chain added. mohor 8167d 21h /dbg_interface/tags/rel_21
35 Dbg support datasheet added to cvs. mohor 8192d 02h /dbg_interface/tags/rel_21
34 Product brief added to cvs. mohor 8192d 20h /dbg_interface/tags/rel_21
33 LatchedJTAG_IR used when muxing TDO instead of JTAG_IR. mohor 8198d 00h /dbg_interface/tags/rel_21
32 Stupid bug that was entered by previous update fixed. mohor 8198d 23h /dbg_interface/tags/rel_21
31 trst synchronization is not needed and was removed. mohor 8199d 00h /dbg_interface/tags/rel_21
30 IDCODE bug fixed, chains reused to decreas size of core. Data is shifted-in
not filled-in. Tested in hw.		 mohor 8210d 05h /dbg_interface/tags/rel_21

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.