OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] - Rev 158

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5566d 21h /dbg_interface/trunk
156 Version 3 of the document. igorm 7358d 05h /trunk
152 CTRL READ fixed. Stall bit was not shifted out OK. Error appeared in last
check-in.		 igorm 7364d 02h /trunk
150 Zero is shifted out when CTRL_READ command is active. igorm 7364d 21h /trunk
147 CPU_WR_CTRL and CPU_RD_CTRL defines changed. igorm 7367d 03h /trunk
146 Changes for the FormalPRO. igorm 7370d 23h /trunk
145 Support for 2 CPUs added. igorm 7371d 04h /trunk
144 Port names and defines for the supported CPUs changed. igorm 7371d 05h /trunk
143 Signals for easier debugging removed. igorm 7371d 06h /trunk
142 Typo fixed. igorm 7371d 07h /trunk
141 data_cnt_lim length changed to reduce number of warnings. igorm 7372d 02h /trunk
140 CRC checking of incoming CRC added to all tasks. igorm 7372d 18h /trunk
139 New release of the debug interface (3rd. release). igorm 7374d 20h /trunk
138 Temp version before changing dbg interface. igorm 7381d 00h /trunk
136 Table describing chain codes added. igorm 7385d 01h /trunk
135 'hz changed to 1'hz because Icarus complains. igorm 7388d 00h /trunk
132 Documentation updated. Many missing things added. igorm 7388d 23h /trunk
131 Documentation updated. Many missing things added. igorm 7389d 00h /trunk
129 New documentation. mohor 7430d 23h /trunk
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.		 mohor 7433d 06h /trunk
126 run_sim.scr renamed to run_sim for VATS. mohor 7436d 06h /trunk
124 Display for VATS added. mohor 7438d 03h /trunk
123 All flipflops are reset. mohor 7438d 03h /trunk
121 Port signals are all set to zero after reset. mohor 7441d 03h /trunk
120 test stall_test added. mohor 7441d 06h /trunk
119 cpu_stall_o activated as soon as bp occurs. mohor 7441d 06h /trunk
117 Define name changed. mohor 7443d 02h /trunk
116 Data latching changed when testing WB. mohor 7443d 03h /trunk
115 More debug data added. mohor 7443d 06h /trunk
114 CRC generation iand verification in bench changed. mohor 7443d 08h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.