OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [trunk/] [rtl/] [verilog/] [dbg_wb.v] - Rev 158

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
158 root 5602d 07h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
146 Changes for the FormalPRO. igorm 7406d 10h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
144 Port names and defines for the supported CPUs changed. igorm 7406d 15h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
141 data_cnt_lim length changed to reduce number of warnings. igorm 7407d 12h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
139 New release of the debug interface (3rd. release). igorm 7410d 06h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
138 Temp version before changing dbg interface. igorm 7416d 10h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
123 All flipflops are reset. mohor 7473d 13h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
121 Port signals are all set to zero after reset. mohor 7476d 13h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
108 Reset values width added because of FV, a good sentence changed because some tools can not handle it. simons 7479d 19h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
102 New version. mohor 7481d 09h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
99 cpu registers added. mohor 7482d 12h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
97 Working. mohor 7483d 15h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
95 Temp version. mohor 7484d 04h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
94 temp version. Resets will be changed in next version. mohor 7484d 14h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
93 tmp version. mohor 7485d 15h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
92 temp version. mohor 7488d 19h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
91 tmp version. mohor 7489d 14h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
90 tmp version. mohor 7490d 09h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
89 temp4 version. mohor 7491d 15h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
88 temp3 version. mohor 7492d 10h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
87 tmp2 version. mohor 7493d 15h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
86 Tmp version. mohor 7506d 11h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
83 Small fix. mohor 7506d 11h /dbg_interface/trunk/rtl/verilog/dbg_wb.v
82 New directory structure. New version of the debug interface. mohor 7506d 12h /dbg_interface/trunk/rtl/verilog/dbg_wb.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.