OpenCores
URL https://opencores.org/ocsvn/eco32/eco32/trunk

Subversion Repositories eco32

[/] [eco32/] - Rev 151

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
151 hwtests: irqtest README hellwig 3750d 14h /eco32
150 hwtests: tlbtest README hellwig 3750d 19h /eco32
149 hwtests: serial line 1 base address hellwig 3750d 23h /eco32
148 hwtests: sregtest README, bad address register hellwig 3750d 23h /eco32
147 hwtests: remtest README hellwig 3751d 00h /eco32
146 hwtests: divtest README hellwig 3751d 07h /eco32
145 hwtests: multest README hellwig 3751d 09h /eco32
144 hwtests: tmrtest README hellwig 3751d 09h /eco32
143 hwtests: brtest README hellwig 3751d 12h /eco32
142 hwtests: serial README hellwig 3751d 14h /eco32
141 hwtests: shtest README hellwig 3751d 14h /eco32
140 hwtests: memtest2 README hellwig 3751d 16h /eco32
139 hwtests: memtest2 README hellwig 3751d 19h /eco32
138 hwtests: memtest1 README hellwig 3751d 21h /eco32
137 hwtests: ldtest README hellwig 3751d 21h /eco32
136 hwtests: looptest README hellwig 3751d 22h /eco32
135 hwtests: serial/sertest README hellwig 3752d 06h /eco32
134 hwtests: serial/pc2fpfa README hellwig 3752d 07h /eco32
133 hwtests: serial/fpga2pc README hellwig 3752d 08h /eco32
132 hwtests: serial hellwig 3752d 15h /eco32
131 TODO updated hellwig 3752d 18h /eco32
130 doc/history updated hellwig 3763d 23h /eco32
129 hardware: clock/reset update hellwig 3764d 21h /eco32
128 hardware: clock/reset update hellwig 3764d 21h /eco32
127 hardware: clock/reset update hellwig 3765d 08h /eco32
126 hardware: ram pin ordering hellwig 3765d 19h /eco32
125 hardware: cpu external pin ordering hellwig 3765d 20h /eco32
124 hardware: busctrl source formatted hellwig 3766d 05h /eco32
123 hardware: dsp now equivalent to port-15 hellwig 3766d 08h /eco32
122 hardware: in sdramcntl.v signal added to sensitivity list hellwig 3766d 14h /eco32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.