OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_3/] - Rev 275

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
275 Fix MTxErr or prevent sending too big frames. mohor 7790d 22h /ethmac/tags/asyst_3
274 Backup version. Not fully working. tadejm 7791d 12h /ethmac/tags/asyst_3
272 When control packets were received, they were ignored in some cases. tadejm 7791d 18h /ethmac/tags/asyst_3
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 7792d 19h /ethmac/tags/asyst_3
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7793d 19h /ethmac/tags/asyst_3
268 Release 1.19. Control frame description changed. mohor 7847d 13h /ethmac/tags/asyst_3
267 Full duplex control frames tested. mohor 7847d 15h /ethmac/tags/asyst_3
266 Flow control test almost finished. mohor 7852d 14h /ethmac/tags/asyst_3
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 7852d 18h /ethmac/tags/asyst_3
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 7853d 05h /ethmac/tags/asyst_3
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.
mohor 7853d 05h /ethmac/tags/asyst_3
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 7853d 06h /ethmac/tags/asyst_3
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 7853d 18h /ethmac/tags/asyst_3
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7854d 07h /ethmac/tags/asyst_3
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7854d 07h /ethmac/tags/asyst_3
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7854d 07h /ethmac/tags/asyst_3
255 TPauseRq synchronized to tx_clk. mohor 7854d 07h /ethmac/tags/asyst_3
254 Temp version. mohor 7855d 11h /ethmac/tags/asyst_3
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7855d 13h /ethmac/tags/asyst_3
252 Just some updates. tadejm 7855d 14h /ethmac/tags/asyst_3
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7855d 14h /ethmac/tags/asyst_3
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7855d 14h /ethmac/tags/asyst_3
248 wb_rst_i is used for MIIM reset. mohor 7856d 14h /ethmac/tags/asyst_3
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7859d 17h /ethmac/tags/asyst_3
245 Rev 1.7. mohor 7860d 11h /ethmac/tags/asyst_3
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7860d 13h /ethmac/tags/asyst_3
243 Late collision is not reported any more. tadejm 7860d 18h /ethmac/tags/asyst_3
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7861d 09h /ethmac/tags/asyst_3
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7861d 09h /ethmac/tags/asyst_3
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7861d 09h /ethmac/tags/asyst_3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.