OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [asyst_3] - Rev 69

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
69 Define missmatch fixed. mohor 8182d 15h /ethmac/tags/asyst_3
68 Registered trimmed. Unused registers removed. mohor 8183d 15h /ethmac/tags/asyst_3
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8183d 16h /ethmac/tags/asyst_3
66 Testbench fixed, code simplified, unused signals removed. mohor 8183d 21h /ethmac/tags/asyst_3
65 Testbench fixed, code simplified, unused signals removed. mohor 8183d 22h /ethmac/tags/asyst_3
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8184d 12h /ethmac/tags/asyst_3
63 RxAbort is connected differently. mohor 8184d 15h /ethmac/tags/asyst_3
62 RxAbort is an output. No need to have is declared as wire. mohor 8184d 15h /ethmac/tags/asyst_3
61 RxStartFrm cleared when abort or retry comes. mohor 8184d 16h /ethmac/tags/asyst_3
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8184d 17h /ethmac/tags/asyst_3
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8184d 17h /ethmac/tags/asyst_3
58 File format changed. mohor 8184d 17h /ethmac/tags/asyst_3
57 Format of the file changed a bit. mohor 8184d 18h /ethmac/tags/asyst_3
56 File format fixed a bit. mohor 8184d 18h /ethmac/tags/asyst_3
55 Changed that were lost with last update put back to the file. mohor 8184d 18h /ethmac/tags/asyst_3
54 Addition of new module eth_addrcheck.v billditt 8185d 08h /ethmac/tags/asyst_3
53 Addition of new module eth_addrcheck.v billditt 8185d 08h /ethmac/tags/asyst_3
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8185d 08h /ethmac/tags/asyst_3
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8185d 09h /ethmac/tags/asyst_3
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8185d 10h /ethmac/tags/asyst_3
49 HASH0 and HASH1 register read/write added. mohor 8187d 08h /ethmac/tags/asyst_3
48 RxOverRun added to statuses. mohor 8187d 12h /ethmac/tags/asyst_3
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8187d 12h /ethmac/tags/asyst_3
46 HASH0 and HASH1 registers added. mohor 8187d 12h /ethmac/tags/asyst_3
45 Ethernet Datasheet added. mohor 8187d 18h /ethmac/tags/asyst_3
44 Ethernet Datasheet added to cvs. mohor 8187d 18h /ethmac/tags/asyst_3
43 Tx status is written back to the BD. mohor 8188d 19h /ethmac/tags/asyst_3
42 Rx status is written back to the BD. mohor 8191d 12h /ethmac/tags/asyst_3
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8193d 15h /ethmac/tags/asyst_3
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8194d 12h /ethmac/tags/asyst_3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.