OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_1] - Rev 47

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8167d 13h /ethmac/tags/rel_1
46 HASH0 and HASH1 registers added. mohor 8167d 13h /ethmac/tags/rel_1
45 Ethernet Datasheet added. mohor 8167d 19h /ethmac/tags/rel_1
44 Ethernet Datasheet added to cvs. mohor 8167d 19h /ethmac/tags/rel_1
43 Tx status is written back to the BD. mohor 8168d 21h /ethmac/tags/rel_1
42 Rx status is written back to the BD. mohor 8171d 14h /ethmac/tags/rel_1
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8173d 16h /ethmac/tags/rel_1
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8174d 14h /ethmac/tags/rel_1
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8178d 18h /ethmac/tags/rel_1
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8187d 19h /ethmac/tags/rel_1
37 Link in the header changed. mohor 8187d 20h /ethmac/tags/rel_1
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8233d 18h /ethmac/tags/rel_1
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8236d 15h /ethmac/tags/rel_1
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8236d 15h /ethmac/tags/rel_1
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8236d 20h /ethmac/tags/rel_1
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8236d 20h /ethmac/tags/rel_1
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8236d 20h /ethmac/tags/rel_1
30 BD section updated. mohor 8238d 17h /ethmac/tags/rel_1
29 Generic memory model is used. Defines are changed for the same reason. mohor 8258d 16h /ethmac/tags/rel_1
28 New release. Name changed to lower case. mohor 8261d 07h /ethmac/tags/rel_1
27 File names changed to lower case. mohor 8261d 07h /ethmac/tags/rel_1
26 First release of product brief. mohor 8261d 08h /ethmac/tags/rel_1
25 First release of product brief. mohor 8261d 08h /ethmac/tags/rel_1
24 Log file added. mohor 8283d 19h /ethmac/tags/rel_1
23 Number of addresses (wb_adr_i) minimized. mohor 8283d 19h /ethmac/tags/rel_1
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8283d 22h /ethmac/tags/rel_1
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8284d 18h /ethmac/tags/rel_1
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8308d 15h /ethmac/tags/rel_1
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8308d 15h /ethmac/tags/rel_1
18 Few little NCSIM warnings fixed. mohor 8321d 16h /ethmac/tags/rel_1

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.