OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] [rtl/] [verilog/] [eth_top.v] - Rev 202

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7929d 23h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7938d 01h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
164 Ethernet debug registers removed. mohor 7940d 05h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7941d 03h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.		 mohor 7945d 21h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 7986d 22h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7994d 21h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8070d 06h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8081d 02h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8109d 03h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
80 Small fixes for external/internal DMA missmatches. mohor 8135d 23h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
76 Interrupts changed in the top file mohor 8136d 00h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
70 Small fixes. mohor 8144d 05h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
68 Registered trimmed. Unused registers removed. mohor 8146d 02h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8146d 03h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
65 Testbench fixed, code simplified, unused signals removed. mohor 8146d 09h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
63 RxAbort is connected differently. mohor 8147d 02h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8147d 04h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8147d 20h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8149d 23h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
43 Tx status is written back to the BD. mohor 8151d 07h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
42 Rx status is written back to the BD. mohor 8154d 00h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8156d 02h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
37 Link in the header changed. mohor 8170d 06h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8219d 01h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8219d 05h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
23 Number of addresses (wb_adr_i) minimized. mohor 8266d 05h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8266d 07h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8267d 04h /ethmac/tags/rel_12/rtl/verilog/eth_top.v
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8291d 01h /ethmac/tags/rel_12/rtl/verilog/eth_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.