OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14] - Rev 111

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
111 Master state machine had a bug when switching from master write to
master read.		 mohor 8037d 04h /ethmac/tags/rel_14
110 m_wb_cyc_o signal released after every single transfer. mohor 8037d 08h /ethmac/tags/rel_14
109 Comment removed. mohor 8037d 08h /ethmac/tags/rel_14
108 Testbench supports unaligned accesses. mohor 8104d 18h /ethmac/tags/rel_14
107 TX_BUF_BASE changed. mohor 8104d 18h /ethmac/tags/rel_14
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8104d 18h /ethmac/tags/rel_14
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8113d 19h /ethmac/tags/rel_14
104 FCS should not be included in NibbleMinFl. mohor 8115d 13h /ethmac/tags/rel_14
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8115d 14h /ethmac/tags/rel_14
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.		 mohor 8115d 14h /ethmac/tags/rel_14
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8115d 14h /ethmac/tags/rel_14
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).		 mohor 8115d 14h /ethmac/tags/rel_14
99 Document revised. mohor 8122d 13h /ethmac/tags/rel_14
98 Document revised. mohor 8122d 14h /ethmac/tags/rel_14
97 Small typo fixed. lampret 8139d 12h /ethmac/tags/rel_14
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8143d 12h /ethmac/tags/rel_14
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8143d 15h /ethmac/tags/rel_14
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8143d 15h /ethmac/tags/rel_14
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8148d 13h /ethmac/tags/rel_14
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8149d 15h /ethmac/tags/rel_14
91 Comments in Slovene language removed. mohor 8149d 15h /ethmac/tags/rel_14
90 casex changed with case, fifo reset changed. mohor 8149d 15h /ethmac/tags/rel_14
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8153d 13h /ethmac/tags/rel_14
88 rx_fifo was not always cleared ok. Fixed. mohor 8159d 12h /ethmac/tags/rel_14
87 Status was not latched correctly sometimes. Fixed. mohor 8159d 14h /ethmac/tags/rel_14
86 Big Endian problem when sending frames fixed. mohor 8160d 21h /ethmac/tags/rel_14
85 Log info was missing. mohor 8166d 07h /ethmac/tags/rel_14
84 LinkFail signal was not latching appropriate bit. mohor 8166d 07h /ethmac/tags/rel_14
83 MAC address recognition was not correct (bytes swaped). mohor 8166d 07h /ethmac/tags/rel_14
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8166d 09h /ethmac/tags/rel_14

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.