OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] [rtl/] [verilog/] [eth_top.v] - Rev 202

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7932d 06h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7940d 09h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
164 Ethernet debug registers removed. mohor 7942d 13h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7943d 10h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.		 mohor 7948d 05h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 7989d 05h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7997d 05h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8072d 13h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8083d 09h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8111d 10h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
80 Small fixes for external/internal DMA missmatches. mohor 8138d 06h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
76 Interrupts changed in the top file mohor 8138d 07h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
70 Small fixes. mohor 8146d 13h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
68 Registered trimmed. Unused registers removed. mohor 8148d 09h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8148d 10h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
65 Testbench fixed, code simplified, unused signals removed. mohor 8148d 16h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
63 RxAbort is connected differently. mohor 8149d 10h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8149d 12h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8150d 03h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8152d 06h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
43 Tx status is written back to the BD. mohor 8153d 14h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
42 Rx status is written back to the BD. mohor 8156d 07h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8158d 09h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
37 Link in the header changed. mohor 8172d 13h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8221d 08h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8221d 13h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
23 Number of addresses (wb_adr_i) minimized. mohor 8268d 12h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8268d 15h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8269d 11h /ethmac/tags/rel_15/rtl/verilog/eth_top.v
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8293d 08h /ethmac/tags/rel_15/rtl/verilog/eth_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.