OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_19/] - Rev 95

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8141d 23h /ethmac/tags/rel_19
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8141d 23h /ethmac/tags/rel_19
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8146d 21h /ethmac/tags/rel_19
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8147d 23h /ethmac/tags/rel_19
91 Comments in Slovene language removed. mohor 8147d 23h /ethmac/tags/rel_19
90 casex changed with case, fifo reset changed. mohor 8148d 00h /ethmac/tags/rel_19
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8151d 21h /ethmac/tags/rel_19
88 rx_fifo was not always cleared ok. Fixed. mohor 8157d 20h /ethmac/tags/rel_19
87 Status was not latched correctly sometimes. Fixed. mohor 8157d 22h /ethmac/tags/rel_19
86 Big Endian problem when sending frames fixed. mohor 8159d 05h /ethmac/tags/rel_19
85 Log info was missing. mohor 8164d 15h /ethmac/tags/rel_19
84 LinkFail signal was not latching appropriate bit. mohor 8164d 15h /ethmac/tags/rel_19
83 MAC address recognition was not correct (bytes swaped). mohor 8164d 15h /ethmac/tags/rel_19
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8164d 17h /ethmac/tags/rel_19
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8164d 17h /ethmac/tags/rel_19
80 Small fixes for external/internal DMA missmatches. mohor 8168d 19h /ethmac/tags/rel_19
79 RetryCntLatched was unused and removed from design mohor 8168d 20h /ethmac/tags/rel_19
78 WB_SEL_I was unused and removed from design mohor 8168d 20h /ethmac/tags/rel_19
77 Interrupts changed mohor 8168d 20h /ethmac/tags/rel_19
76 Interrupts changed in the top file mohor 8168d 20h /ethmac/tags/rel_19
75 r_Bro is used for accepting/denying frames mohor 8168d 20h /ethmac/tags/rel_19
74 Reset values are passed to registers through parameters mohor 8168d 20h /ethmac/tags/rel_19
73 Number of interrupts changed mohor 8168d 20h /ethmac/tags/rel_19
72 Retry is not activated when a Tx Underrun occured mohor 8172d 23h /ethmac/tags/rel_19
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8177d 01h /ethmac/tags/rel_19
70 Small fixes. mohor 8177d 02h /ethmac/tags/rel_19
69 Define missmatch fixed. mohor 8177d 23h /ethmac/tags/rel_19
68 Registered trimmed. Unused registers removed. mohor 8178d 22h /ethmac/tags/rel_19
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8178d 23h /ethmac/tags/rel_19
66 Testbench fixed, code simplified, unused signals removed. mohor 8179d 05h /ethmac/tags/rel_19

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.