OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [bench/] - Rev 243

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
243 Late collision is not reported any more. tadejm 7875d 08h /ethmac/tags/rel_20/bench
227 Changed BIST scan signals. tadejm 7902d 04h /ethmac/tags/rel_20/bench
223 Some code changed due to bug fixes. tadejm 7902d 07h /ethmac/tags/rel_20/bench
216 Bist signals added. mohor 7909d 07h /ethmac/tags/rel_20/bench
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7911d 08h /ethmac/tags/rel_20/bench
194 Full duplex tests modified and testbench bug repaired. tadej 7930d 06h /ethmac/tags/rel_20/bench
192 Some additional reports added tadej 7932d 03h /ethmac/tags/rel_20/bench
191 Bug repaired in eth_phy device tadej 7932d 03h /ethmac/tags/rel_20/bench
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).		 mohor 7932d 04h /ethmac/tags/rel_20/bench
188 PHY changed. tadej 7933d 01h /ethmac/tags/rel_20/bench
182 Full duplex test improved. tadej 7934d 03h /ethmac/tags/rel_20/bench
181 MIIM test look better. mohor 7934d 06h /ethmac/tags/rel_20/bench
180 Bench outputs data to display every 128 bytes. mohor 7937d 02h /ethmac/tags/rel_20/bench
179 Beautiful tests merget together mohor 7937d 02h /ethmac/tags/rel_20/bench
178 Rearanged testcases mohor 7937d 02h /ethmac/tags/rel_20/bench
177 Bug in MIIM fixed. mohor 7937d 06h /ethmac/tags/rel_20/bench
170 Headers changed. mohor 7937d 08h /ethmac/tags/rel_20/bench
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7937d 09h /ethmac/tags/rel_20/bench
158 Typo fixed. mohor 7942d 05h /ethmac/tags/rel_20/bench
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7944d 10h /ethmac/tags/rel_20/bench
156 Valid testbench. mohor 7944d 10h /ethmac/tags/rel_20/bench
155 Minor changes. mohor 7944d 10h /ethmac/tags/rel_20/bench
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7987d 04h /ethmac/tags/rel_20/bench
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7989d 04h /ethmac/tags/rel_20/bench
117 Clock mrx_clk set to 2.5 MHz. mohor 7993d 07h /ethmac/tags/rel_20/bench
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 7993d 07h /ethmac/tags/rel_20/bench
108 Testbench supports unaligned accesses. mohor 8070d 10h /ethmac/tags/rel_20/bench
107 TX_BUF_BASE changed. mohor 8070d 10h /ethmac/tags/rel_20/bench
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8115d 08h /ethmac/tags/rel_20/bench
80 Small fixes for external/internal DMA missmatches. mohor 8136d 04h /ethmac/tags/rel_20/bench

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.