OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26] - Rev 112

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8042d 03h /ethmac/tags/rel_26
111 Master state machine had a bug when switching from master write to
master read.		 mohor 8042d 16h /ethmac/tags/rel_26
110 m_wb_cyc_o signal released after every single transfer. mohor 8042d 19h /ethmac/tags/rel_26
109 Comment removed. mohor 8042d 20h /ethmac/tags/rel_26
108 Testbench supports unaligned accesses. mohor 8110d 05h /ethmac/tags/rel_26
107 TX_BUF_BASE changed. mohor 8110d 05h /ethmac/tags/rel_26
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8110d 06h /ethmac/tags/rel_26
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8119d 07h /ethmac/tags/rel_26
104 FCS should not be included in NibbleMinFl. mohor 8121d 01h /ethmac/tags/rel_26
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8121d 02h /ethmac/tags/rel_26
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.		 mohor 8121d 02h /ethmac/tags/rel_26
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8121d 02h /ethmac/tags/rel_26
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).		 mohor 8121d 02h /ethmac/tags/rel_26
99 Document revised. mohor 8128d 01h /ethmac/tags/rel_26
98 Document revised. mohor 8128d 01h /ethmac/tags/rel_26
97 Small typo fixed. lampret 8145d 00h /ethmac/tags/rel_26
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8149d 00h /ethmac/tags/rel_26
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8149d 02h /ethmac/tags/rel_26
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8149d 02h /ethmac/tags/rel_26
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8154d 01h /ethmac/tags/rel_26
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8155d 03h /ethmac/tags/rel_26
91 Comments in Slovene language removed. mohor 8155d 03h /ethmac/tags/rel_26
90 casex changed with case, fifo reset changed. mohor 8155d 03h /ethmac/tags/rel_26
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8159d 01h /ethmac/tags/rel_26
88 rx_fifo was not always cleared ok. Fixed. mohor 8165d 00h /ethmac/tags/rel_26
87 Status was not latched correctly sometimes. Fixed. mohor 8165d 02h /ethmac/tags/rel_26
86 Big Endian problem when sending frames fixed. mohor 8166d 09h /ethmac/tags/rel_26
85 Log info was missing. mohor 8171d 19h /ethmac/tags/rel_26
84 LinkFail signal was not latching appropriate bit. mohor 8171d 19h /ethmac/tags/rel_26
83 MAC address recognition was not correct (bytes swaped). mohor 8171d 19h /ethmac/tags/rel_26

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.