OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26] - Rev 96

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8156d 23h /ethmac/tags/rel_26
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8157d 02h /ethmac/tags/rel_26
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8157d 02h /ethmac/tags/rel_26
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8162d 00h /ethmac/tags/rel_26
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8163d 02h /ethmac/tags/rel_26
91 Comments in Slovene language removed. mohor 8163d 02h /ethmac/tags/rel_26
90 casex changed with case, fifo reset changed. mohor 8163d 03h /ethmac/tags/rel_26
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8167d 00h /ethmac/tags/rel_26
88 rx_fifo was not always cleared ok. Fixed. mohor 8172d 23h /ethmac/tags/rel_26
87 Status was not latched correctly sometimes. Fixed. mohor 8173d 01h /ethmac/tags/rel_26
86 Big Endian problem when sending frames fixed. mohor 8174d 08h /ethmac/tags/rel_26
85 Log info was missing. mohor 8179d 18h /ethmac/tags/rel_26
84 LinkFail signal was not latching appropriate bit. mohor 8179d 18h /ethmac/tags/rel_26
83 MAC address recognition was not correct (bytes swaped). mohor 8179d 18h /ethmac/tags/rel_26
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8179d 20h /ethmac/tags/rel_26
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8179d 20h /ethmac/tags/rel_26
80 Small fixes for external/internal DMA missmatches. mohor 8183d 22h /ethmac/tags/rel_26
79 RetryCntLatched was unused and removed from design mohor 8183d 23h /ethmac/tags/rel_26
78 WB_SEL_I was unused and removed from design mohor 8183d 23h /ethmac/tags/rel_26
77 Interrupts changed mohor 8183d 23h /ethmac/tags/rel_26
76 Interrupts changed in the top file mohor 8183d 23h /ethmac/tags/rel_26
75 r_Bro is used for accepting/denying frames mohor 8183d 23h /ethmac/tags/rel_26
74 Reset values are passed to registers through parameters mohor 8183d 23h /ethmac/tags/rel_26
73 Number of interrupts changed mohor 8183d 23h /ethmac/tags/rel_26
72 Retry is not activated when a Tx Underrun occured mohor 8188d 02h /ethmac/tags/rel_26
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8192d 04h /ethmac/tags/rel_26
70 Small fixes. mohor 8192d 05h /ethmac/tags/rel_26
69 Define missmatch fixed. mohor 8193d 02h /ethmac/tags/rel_26
68 Registered trimmed. Unused registers removed. mohor 8194d 01h /ethmac/tags/rel_26
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8194d 02h /ethmac/tags/rel_26

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.