OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] - Rev 176

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
176 lists changed to new directory structure mohor 7934d 03h /ethmac/tags/rel_27
175 Script fixed to new dir structure mohor 7934d 03h /ethmac/tags/rel_27
174 Directory keeper mohor 7934d 03h /ethmac/tags/rel_27
173 Keeps the directory mohor 7934d 03h /ethmac/tags/rel_27
172 NCSIM simulation environment added to cvs mohor 7934d 03h /ethmac/tags/rel_27
171 NCSIM simulation environment added. mohor 7934d 03h /ethmac/tags/rel_27
170 Headers changed. mohor 7934d 03h /ethmac/tags/rel_27
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7934d 04h /ethmac/tags/rel_27
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7935d 01h /ethmac/tags/rel_27
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7936d 02h /ethmac/tags/rel_27
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7937d 02h /ethmac/tags/rel_27
165 HASH improvement needed. mohor 7937d 05h /ethmac/tags/rel_27
164 Ethernet debug registers removed. mohor 7937d 05h /ethmac/tags/rel_27
163 Another temporary version. Core is almost finished. Testbench not included,
yet"
mohor 7937d 21h /ethmac/tags/rel_27
162 Another temporary version. Core is almost finished. Testbench not included,
yet.
mohor 7937d 21h /ethmac/tags/rel_27
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7938d 03h /ethmac/tags/rel_27
160 error acknowledge cycle termination added to display. mohor 7938d 03h /ethmac/tags/rel_27
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7938d 23h /ethmac/tags/rel_27
158 Typo fixed. mohor 7939d 00h /ethmac/tags/rel_27
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7941d 05h /ethmac/tags/rel_27
156 Valid testbench. mohor 7941d 05h /ethmac/tags/rel_27
155 Minor changes. mohor 7941d 05h /ethmac/tags/rel_27
154 Design document is still under construction. mohor 7942d 04h /ethmac/tags/rel_27
153 Temp version (backup). mohor 7942d 20h /ethmac/tags/rel_27
152 Version 1.16 created. See revision history in the document for details. mohor 7942d 20h /ethmac/tags/rel_27
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.
mohor 7942d 21h /ethmac/tags/rel_27
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
connected.
mohor 7942d 21h /ethmac/tags/rel_27
148 Bug when last byte of destination address was not checked fixed. mohor 7942d 21h /ethmac/tags/rel_27
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 7942d 21h /ethmac/tags/rel_27
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7942d 21h /ethmac/tags/rel_27

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.