OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_3/] [rtl/] - Rev 92

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8111d 20h /ethmac/tags/rel_3/rtl
91 Comments in Slovene language removed. mohor 8111d 20h /ethmac/tags/rel_3/rtl
90 casex changed with case, fifo reset changed. mohor 8111d 20h /ethmac/tags/rel_3/rtl
88 rx_fifo was not always cleared ok. Fixed. mohor 8121d 17h /ethmac/tags/rel_3/rtl
87 Status was not latched correctly sometimes. Fixed. mohor 8121d 19h /ethmac/tags/rel_3/rtl
86 Big Endian problem when sending frames fixed. mohor 8123d 02h /ethmac/tags/rel_3/rtl
85 Log info was missing. mohor 8128d 12h /ethmac/tags/rel_3/rtl
84 LinkFail signal was not latching appropriate bit. mohor 8128d 12h /ethmac/tags/rel_3/rtl
83 MAC address recognition was not correct (bytes swaped). mohor 8128d 12h /ethmac/tags/rel_3/rtl
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8128d 14h /ethmac/tags/rel_3/rtl
80 Small fixes for external/internal DMA missmatches. mohor 8132d 16h /ethmac/tags/rel_3/rtl
79 RetryCntLatched was unused and removed from design mohor 8132d 17h /ethmac/tags/rel_3/rtl
78 WB_SEL_I was unused and removed from design mohor 8132d 17h /ethmac/tags/rel_3/rtl
77 Interrupts changed mohor 8132d 17h /ethmac/tags/rel_3/rtl
76 Interrupts changed in the top file mohor 8132d 17h /ethmac/tags/rel_3/rtl
75 r_Bro is used for accepting/denying frames mohor 8132d 17h /ethmac/tags/rel_3/rtl
74 Reset values are passed to registers through parameters mohor 8132d 17h /ethmac/tags/rel_3/rtl
73 Number of interrupts changed mohor 8132d 17h /ethmac/tags/rel_3/rtl
72 Retry is not activated when a Tx Underrun occured mohor 8136d 20h /ethmac/tags/rel_3/rtl
70 Small fixes. mohor 8140d 23h /ethmac/tags/rel_3/rtl
69 Define missmatch fixed. mohor 8141d 20h /ethmac/tags/rel_3/rtl
68 Registered trimmed. Unused registers removed. mohor 8142d 19h /ethmac/tags/rel_3/rtl
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8142d 20h /ethmac/tags/rel_3/rtl
65 Testbench fixed, code simplified, unused signals removed. mohor 8143d 02h /ethmac/tags/rel_3/rtl
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8143d 16h /ethmac/tags/rel_3/rtl
63 RxAbort is connected differently. mohor 8143d 19h /ethmac/tags/rel_3/rtl
62 RxAbort is an output. No need to have is declared as wire. mohor 8143d 19h /ethmac/tags/rel_3/rtl
61 RxStartFrm cleared when abort or retry comes. mohor 8143d 21h /ethmac/tags/rel_3/rtl
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8143d 21h /ethmac/tags/rel_3/rtl
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8143d 22h /ethmac/tags/rel_3/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.