OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_5/] - Rev 119

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 8008d 05h /ethmac/tags/rel_5
118 ShiftEnded synchronization changed. mohor 8011d 19h /ethmac/tags/rel_5
117 Clock mrx_clk set to 2.5 MHz. mohor 8012d 06h /ethmac/tags/rel_5
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 8012d 06h /ethmac/tags/rel_5
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 8013d 04h /ethmac/tags/rel_5
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8014d 01h /ethmac/tags/rel_5
113 RxPointer bug fixed. mohor 8020d 17h /ethmac/tags/rel_5
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8021d 07h /ethmac/tags/rel_5
111 Master state machine had a bug when switching from master write to
master read.		 mohor 8021d 20h /ethmac/tags/rel_5
110 m_wb_cyc_o signal released after every single transfer. mohor 8021d 23h /ethmac/tags/rel_5
109 Comment removed. mohor 8022d 00h /ethmac/tags/rel_5
108 Testbench supports unaligned accesses. mohor 8089d 10h /ethmac/tags/rel_5
107 TX_BUF_BASE changed. mohor 8089d 10h /ethmac/tags/rel_5
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8089d 10h /ethmac/tags/rel_5
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8098d 11h /ethmac/tags/rel_5
104 FCS should not be included in NibbleMinFl. mohor 8100d 05h /ethmac/tags/rel_5
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8100d 06h /ethmac/tags/rel_5
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.		 mohor 8100d 06h /ethmac/tags/rel_5
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8100d 06h /ethmac/tags/rel_5
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).		 mohor 8100d 06h /ethmac/tags/rel_5
99 Document revised. mohor 8107d 05h /ethmac/tags/rel_5
98 Document revised. mohor 8107d 06h /ethmac/tags/rel_5
97 Small typo fixed. lampret 8124d 04h /ethmac/tags/rel_5
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8128d 04h /ethmac/tags/rel_5
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8128d 07h /ethmac/tags/rel_5
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8128d 07h /ethmac/tags/rel_5
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8133d 05h /ethmac/tags/rel_5
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8134d 07h /ethmac/tags/rel_5
91 Comments in Slovene language removed. mohor 8134d 07h /ethmac/tags/rel_5
90 casex changed with case, fifo reset changed. mohor 8134d 07h /ethmac/tags/rel_5

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.