OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] - Rev 90

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
90 casex changed with case, fifo reset changed. mohor 8151d 07h /ethmac/tags/rel_7
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8155d 04h /ethmac/tags/rel_7
88 rx_fifo was not always cleared ok. Fixed. mohor 8161d 03h /ethmac/tags/rel_7
87 Status was not latched correctly sometimes. Fixed. mohor 8161d 05h /ethmac/tags/rel_7
86 Big Endian problem when sending frames fixed. mohor 8162d 12h /ethmac/tags/rel_7
85 Log info was missing. mohor 8167d 22h /ethmac/tags/rel_7
84 LinkFail signal was not latching appropriate bit. mohor 8167d 22h /ethmac/tags/rel_7
83 MAC address recognition was not correct (bytes swaped). mohor 8167d 22h /ethmac/tags/rel_7
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8168d 00h /ethmac/tags/rel_7
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8168d 00h /ethmac/tags/rel_7
80 Small fixes for external/internal DMA missmatches. mohor 8172d 02h /ethmac/tags/rel_7
79 RetryCntLatched was unused and removed from design mohor 8172d 03h /ethmac/tags/rel_7
78 WB_SEL_I was unused and removed from design mohor 8172d 03h /ethmac/tags/rel_7
77 Interrupts changed mohor 8172d 03h /ethmac/tags/rel_7
76 Interrupts changed in the top file mohor 8172d 03h /ethmac/tags/rel_7
75 r_Bro is used for accepting/denying frames mohor 8172d 03h /ethmac/tags/rel_7
74 Reset values are passed to registers through parameters mohor 8172d 03h /ethmac/tags/rel_7
73 Number of interrupts changed mohor 8172d 03h /ethmac/tags/rel_7
72 Retry is not activated when a Tx Underrun occured mohor 8176d 06h /ethmac/tags/rel_7
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8180d 08h /ethmac/tags/rel_7
70 Small fixes. mohor 8180d 09h /ethmac/tags/rel_7
69 Define missmatch fixed. mohor 8181d 06h /ethmac/tags/rel_7
68 Registered trimmed. Unused registers removed. mohor 8182d 05h /ethmac/tags/rel_7
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8182d 06h /ethmac/tags/rel_7
66 Testbench fixed, code simplified, unused signals removed. mohor 8182d 12h /ethmac/tags/rel_7
65 Testbench fixed, code simplified, unused signals removed. mohor 8182d 12h /ethmac/tags/rel_7
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8183d 02h /ethmac/tags/rel_7
63 RxAbort is connected differently. mohor 8183d 05h /ethmac/tags/rel_7
62 RxAbort is an output. No need to have is declared as wire. mohor 8183d 06h /ethmac/tags/rel_7
61 RxStartFrm cleared when abort or retry comes. mohor 8183d 07h /ethmac/tags/rel_7

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.