OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 131

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
131 LinkFail signal was not latching appropriate bit. mohor 7963d 13h /ethmac/trunk
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.		 mohor 7963d 13h /ethmac/trunk
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface		 mohor 7963d 14h /ethmac/trunk
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.		 mohor 7983d 12h /ethmac/trunk
126 InvalidSymbol generation changed. mohor 7983d 13h /ethmac/trunk
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.		 mohor 7983d 13h /ethmac/trunk
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7983d 14h /ethmac/trunk
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7985d 14h /ethmac/trunk
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7985d 14h /ethmac/trunk
120 Unused files removed. mohor 7985d 15h /ethmac/trunk
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7985d 15h /ethmac/trunk
118 ShiftEnded synchronization changed. mohor 7989d 06h /ethmac/trunk
117 Clock mrx_clk set to 2.5 MHz. mohor 7989d 17h /ethmac/trunk
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 7989d 17h /ethmac/trunk
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7990d 15h /ethmac/trunk
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7991d 12h /ethmac/trunk
113 RxPointer bug fixed. mohor 7998d 04h /ethmac/trunk
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7998d 18h /ethmac/trunk
111 Master state machine had a bug when switching from master write to
master read.		 mohor 7999d 07h /ethmac/trunk
110 m_wb_cyc_o signal released after every single transfer. mohor 7999d 10h /ethmac/trunk
109 Comment removed. mohor 7999d 11h /ethmac/trunk
108 Testbench supports unaligned accesses. mohor 8066d 21h /ethmac/trunk
107 TX_BUF_BASE changed. mohor 8066d 21h /ethmac/trunk
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8066d 21h /ethmac/trunk
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8075d 22h /ethmac/trunk
104 FCS should not be included in NibbleMinFl. mohor 8077d 16h /ethmac/trunk
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8077d 17h /ethmac/trunk
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.		 mohor 8077d 17h /ethmac/trunk
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8077d 17h /ethmac/trunk
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).		 mohor 8077d 17h /ethmac/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.