OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 352

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
352 Removed delayed assignments from rtl code olof 4699d 22h /ethmac/trunk
351 Turn defines into parameters in eth_cop olof 4708d 12h /ethmac/trunk
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4708d 13h /ethmac/trunk
349 Make all parameters configurable from top level olof 4709d 13h /ethmac/trunk
348 Added option to dump VCD files olof 4710d 12h /ethmac/trunk
347 Added information about running with Icarus Verilog olof 4710d 13h /ethmac/trunk
346 Updated project location olof 4710d 15h /ethmac/trunk
345 Temporarily disable failing tests olof 4710d 16h /ethmac/trunk
344 bit 9 in phy control register is self clearing olof 4716d 19h /ethmac/trunk
343 Address miss should not be asserted on short frames olof 4720d 14h /ethmac/trunk
342 Added cast to avoid inequality when comparing different data types olof 4720d 15h /ethmac/trunk
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4720d 15h /ethmac/trunk
340 Don't fail if log dir already exists olof 4721d 12h /ethmac/trunk
339 Added basic support for Icarus Verilog olof 4722d 12h /ethmac/trunk
338 root 5514d 17h /ethmac/trunk
335 New directory structure. root 5571d 23h /ethernet/trunk
334 Minor fixes for Icarus simulator. igorm 7020d 01h /trunk
333 Some small fixes + some troubles fixed. igorm 7020d 12h /trunk
332 Case statement improved for synthesys. igorm 7033d 18h /trunk
331 Tests for delayed CRC and defer indication added. igorm 7048d 20h /trunk
330 Warning fixes. igorm 7048d 20h /trunk
329 Defer indication fixed. igorm 7048d 21h /trunk
328 Delayed CRC fixed. igorm 7048d 21h /trunk
327 Defer indication fixed. igorm 7048d 21h /trunk
326 Delayed CRC fixed. igorm 7048d 22h /trunk
325 Defer indication fixed. igorm 7048d 22h /trunk
323 Accidently deleted line put back. igorm 7345d 22h /trunk
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7349d 17h /trunk
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7349d 21h /trunk
319 Latest Ethernet IP core testbench. tadejm 7380d 16h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.