OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk] - Rev 281

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7807d 22h /ethmac/trunk
280 Reset has priority in some flipflops. mohor 7808d 23h /ethmac/trunk
279 Underrun test fixed. Many other tests fixed. mohor 7809d 01h /ethmac/trunk
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.
mohor 7809d 01h /ethmac/trunk
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7809d 01h /ethmac/trunk
276 Defer indication changed. tadejm 7809d 01h /ethmac/trunk
275 Fix MTxErr or prevent sending too big frames. mohor 7816d 05h /ethmac/trunk
274 Backup version. Not fully working. tadejm 7816d 19h /ethmac/trunk
272 When control packets were received, they were ignored in some cases. tadejm 7817d 00h /ethmac/trunk
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 7818d 02h /ethmac/trunk
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7819d 02h /ethmac/trunk
268 Release 1.19. Control frame description changed. mohor 7872d 19h /ethmac/trunk
267 Full duplex control frames tested. mohor 7872d 22h /ethmac/trunk
266 Flow control test almost finished. mohor 7877d 21h /ethmac/trunk
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 7878d 01h /ethmac/trunk
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 7878d 12h /ethmac/trunk
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.
mohor 7878d 12h /ethmac/trunk
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 7878d 12h /ethmac/trunk
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 7879d 00h /ethmac/trunk
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7879d 14h /ethmac/trunk
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7879d 14h /ethmac/trunk
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7879d 14h /ethmac/trunk
255 TPauseRq synchronized to tx_clk. mohor 7879d 14h /ethmac/trunk
254 Temp version. mohor 7880d 18h /ethmac/trunk
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7880d 20h /ethmac/trunk
252 Just some updates. tadejm 7880d 21h /ethmac/trunk
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7880d 21h /ethmac/trunk
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7880d 21h /ethmac/trunk
248 wb_rst_i is used for MIIM reset. mohor 7881d 21h /ethmac/trunk
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7885d 00h /ethmac/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.