OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk] - Rev 347

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
347 Added information about running with Icarus Verilog olof 4707d 17h /ethmac/trunk
346 Updated project location olof 4707d 19h /ethmac/trunk
345 Temporarily disable failing tests olof 4707d 21h /ethmac/trunk
344 bit 9 in phy control register is self clearing olof 4713d 23h /ethmac/trunk
343 Address miss should not be asserted on short frames olof 4717d 19h /ethmac/trunk
342 Added cast to avoid inequality when comparing different data types olof 4717d 19h /ethmac/trunk
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4717d 19h /ethmac/trunk
340 Don't fail if log dir already exists olof 4718d 17h /ethmac/trunk
339 Added basic support for Icarus Verilog olof 4719d 16h /ethmac/trunk
338 root 5511d 22h /ethmac/trunk
335 New directory structure. root 5569d 03h /ethernet/trunk
334 Minor fixes for Icarus simulator. igorm 7017d 05h /trunk
333 Some small fixes + some troubles fixed. igorm 7017d 17h /trunk
332 Case statement improved for synthesys. igorm 7030d 22h /trunk
331 Tests for delayed CRC and defer indication added. igorm 7046d 00h /trunk
330 Warning fixes. igorm 7046d 00h /trunk
329 Defer indication fixed. igorm 7046d 01h /trunk
328 Delayed CRC fixed. igorm 7046d 02h /trunk
327 Defer indication fixed. igorm 7046d 02h /trunk
326 Delayed CRC fixed. igorm 7046d 02h /trunk
325 Defer indication fixed. igorm 7046d 02h /trunk
323 Accidently deleted line put back. igorm 7343d 03h /trunk
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7346d 22h /trunk
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7347d 01h /trunk
319 Latest Ethernet IP core testbench. tadejm 7377d 21h /trunk
318 Latest Ethernet IP core testbench. tadejm 7377d 21h /trunk
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7387d 04h /trunk
315 Updated testbench. Some more testcases, some repaired. tadejm 7490d 00h /trunk
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7490d 00h /trunk
311 Update script for running different file list files for different RAM models. tadejm 7490d 00h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.