OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk] - Rev 366

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
366 Readded eth_top.v with a deprecation warning olof 4678d 10h /ethmac/trunk
365 Whitespace cleanup olof 4679d 10h /ethmac/trunk
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4680d 07h /ethmac/trunk
360 Added partial implementation of the debug register from ORPSoC olof 4681d 15h /ethmac/trunk
359 Verilator linting fixes olof 4683d 17h /ethmac/trunk
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 4685d 07h /ethmac/trunk
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 4685d 07h /ethmac/trunk
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4685d 09h /ethmac/trunk
355 Import Julius Baxter's verilator hints from ORPSoC olof 4685d 10h /ethmac/trunk
354 Whitespace cleanup olof 4685d 10h /ethmac/trunk
353 Inherit fixes for bit width of constants from ORPSoC olof 4687d 12h /ethmac/trunk
352 Removed delayed assignments from rtl code olof 4691d 18h /ethmac/trunk
351 Turn defines into parameters in eth_cop olof 4700d 08h /ethmac/trunk
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 4700d 08h /ethmac/trunk
349 Make all parameters configurable from top level olof 4701d 09h /ethmac/trunk
348 Added option to dump VCD files olof 4702d 08h /ethmac/trunk
347 Added information about running with Icarus Verilog olof 4702d 08h /ethmac/trunk
346 Updated project location olof 4702d 10h /ethmac/trunk
345 Temporarily disable failing tests olof 4702d 12h /ethmac/trunk
344 bit 9 in phy control register is self clearing olof 4708d 14h /ethmac/trunk
343 Address miss should not be asserted on short frames olof 4712d 10h /ethmac/trunk
342 Added cast to avoid inequality when comparing different data types olof 4712d 10h /ethmac/trunk
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4712d 10h /ethmac/trunk
340 Don't fail if log dir already exists olof 4713d 08h /ethmac/trunk
339 Added basic support for Icarus Verilog olof 4714d 07h /ethmac/trunk
338 root 5506d 13h /ethmac/trunk
335 New directory structure. root 5563d 18h /ethernet/trunk
334 Minor fixes for Icarus simulator. igorm 7011d 20h /trunk
333 Some small fixes + some troubles fixed. igorm 7012d 08h /trunk
332 Case statement improved for synthesys. igorm 7025d 13h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.