OpenCores
URL https://opencores.org/ocsvn/ft816float/ft816float/trunk

Subversion Repositories ft816float

[/] [ft816float/] [trunk/] [rtl/] [verilog/] - Rev 27

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
27 - transmission of Nans in normalizer robfinch 1853d 22h /ft816float/trunk/rtl/verilog
26 - factor out sizes
- add leading bit for FMA normalization to normalizer		 robfinch 1854d 14h /ft816float/trunk/rtl/verilog
25 - FMA improved accuracy robfinch 1857d 06h /ft816float/trunk/rtl/verilog
24 - fix infinity robfinch 1857d 11h /ft816float/trunk/rtl/verilog
23 - better test data for FMA robfinch 1857d 11h /ft816float/trunk/rtl/verilog
22 - fused multiply add robfinch 1857d 14h /ft816float/trunk/rtl/verilog
21 - trunc function robfinch 1858d 02h /ft816float/trunk/rtl/verilog
20 - fix nan propagation robfinch 1859d 08h /ft816float/trunk/rtl/verilog
19 - latency 10 addsub robfinch 1859d 09h /ft816float/trunk/rtl/verilog
18 - sigmoid function robfinch 1861d 03h /ft816float/trunk/rtl/verilog
16 - added reciprocal square root estimate robfinch 1861d 03h /ft816float/trunk/rtl/verilog
15 - added reciprocal estimate robfinch 1862d 15h /ft816float/trunk/rtl/verilog
14 - added Goldschmidt divider robfinch 2101d 13h /ft816float/trunk/rtl/verilog
13 - fix sticky bit position robfinch 2344d 14h /ft816float/trunk/rtl/verilog
12 - added square root robfinch 2346d 05h /ft816float/trunk/rtl/verilog
11 - fix multiply NaN robfinch 2348d 05h /ft816float/trunk/rtl/verilog
10 - fp updated
- test benches and vectors		 robfinch 2348d 16h /ft816float/trunk/rtl/verilog
9 - added sample FP unit robfinch 2771d 16h /ft816float/trunk/rtl/verilog
8 Updated better support for 80 bit / 128 bit ops robfinch 2771d 16h /ft816float/trunk/rtl/verilog
7 adding missing reduction or function robfinch 2923d 01h /ft816float/trunk/rtl/verilog
6 added more fp ops robfinch 3029d 08h /ft816float/trunk/rtl/verilog
5 added floattoint inttofloat robfinch 3031d 00h /ft816float/trunk/rtl/verilog
3 FT816Float - initial zrchive robfinch 3502d 09h /ft816float/trunk/rtl/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.