OpenCores
URL https://opencores.org/ocsvn/ha1588/ha1588/trunk

Subversion Repositories ha1588

[/] [ha1588/] [trunk] - Rev 30

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 Timestamp format in the queue = msgId_4bit + seqId_16bit + null_8bit + timeStamp1s_4bit + null_2bit + timeStamp1ns_30bit edn_walter 4475d 09h /ha1588/trunk
29 Added multicycle timing constraint to ptp_parser.v, which works at data rate of (32bit * 4 gmii_clk cycle). Fmax can exceed 250MHz. edn_walter 4475d 09h /ha1588/trunk
27 Added more bits to the TSU queue information, of which timestamp value is enlarged from 4s to 64s. edn_walter 4475d 16h /ha1588/trunk
26 Updated test case. edn_walter 4477d 11h /ha1588/trunk
25 Updated SOPC Builder component and example system. edn_walter 4478d 09h /ha1588/trunk
24 Added test cases for top-level testbench to cover both RTC and TSU. edn_walter 4478d 11h /ha1588/trunk
23 Added CDC hand-shaking for RTC time reading operation. edn_walter 4479d 05h /ha1588/trunk
22 RTC reset will clear ACC counter, but not clear ACC counter incremental. edn_walter 4479d 09h /ha1588/trunk
21 Added structure for top-level simulation. Systemverilog DPI will be used to emulate the SW operation of PTP application. edn_walter 4480d 06h /ha1588/trunk
20 Added SOPC Builder Component and Instantiation Example. Follow rtl/sopc/ReadMe.txt to add IP Search Path to SOPC Builder. edn_walter 4484d 10h /ha1588/trunk
19 Added pipeline registers to Real Time Clock module to improve timing. edn_walter 4484d 10h /ha1588/trunk
18 Added QuartusII Place and Route project for top level ha1588.v edn_walter 4484d 10h /ha1588/trunk
17 Updated reg.v content. edn_walter 4485d 04h /ha1588/trunk
16 Try to add sth. edn_walter 4488d 20h /ha1588/trunk
15 Renamed module name for tsu and rtc.
Added folder for reg and top.
Added folder for sopc, preparing for Altera SOPC Builder customized component.		 edn_walter 4491d 05h /ha1588/trunk
14 Added test case support for UDP/IPv6 PTP frames. edn_walter 4493d 05h /ha1588/trunk
13 Added test case support for single VLAN and double VLAN L2/L4 PTP frames. edn_walter 4494d 05h /ha1588/trunk
12 Added parser support for vlan tagged frames. edn_walter 4495d 04h /ha1588/trunk
11 Added parser support for L2_PTP and IPv4/v6_UDP_PTP frame formats. edn_walter 4496d 05h /ha1588/trunk
10 Added parser support for L2_PTP and IPv4_UDP_PTP frame formats. edn_walter 4497d 05h /ha1588/trunk
9 Timestamp format in the queue = seqId_16bit + msgId_4bit + timeStamp1s_2bit + timeStamp1ns_30bit edn_walter 4498d 05h /ha1588/trunk
8 Timestamp format in the queue = seqId_16bit + msgId_2bit + timeStamp_30bit edn_walter 4498d 11h /ha1588/trunk
7 Reduced the timestamp length from 80b to 30b to save memory, since the software could be fast enough to handle timestamp rollover events per 1s. Enlarged the fifo depth to 15, to accomodate 10 ptp sync messages per 1s. edn_walter 4498d 12h /ha1588/trunk
6 Reduced the size of the Vendor specific simulation library file. ash_riple 4500d 12h /ha1588/trunk
5 Added dcfifo to store ptp time stamps. ash_riple 4501d 04h /ha1588/trunk
4 Added source code and unit test for TSU. ash_riple 4502d 04h /ha1588/trunk
3 Added function block RTC and its unit test. ash_riple 4509d 04h /ha1588/trunk
2 Try to add sth. to the repository. ash_riple 4509d 04h /ha1588/trunk
1 The project and the structure was created root 4509d 11h /ha1588/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.