OpenCores
URL https://opencores.org/ocsvn/i2s_interface/i2s_interface/trunk

Subversion Repositories i2s_interface

[/] [i2s_interface/] [trunk] - Rev 29

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 Bugfixes gedra 2922d 01h /i2s_interface/trunk
26 New directory structure. root 5621d 16h /i2s_interface/trunk
25 Code beutification. gedra 6138d 19h /trunk
24 Code beutification. gedra 6138d 19h /trunk
23 BugFix: LSB of transmitted word would be set to zero in slave master mode. (Credit: Julien Dumont) gedra 6996d 22h /trunk
22 Bugfix of register read/write strobes gedra 7133d 22h /trunk
21 Fixed equations for RATIO bits in configuration register. gedra 7133d 22h /trunk
20 Fixed equations for RATIO bits in configuration register. gedra 7133d 22h /trunk
19 De-linted. gedra 7297d 03h /trunk
18 De-linting. gedra 7297d 20h /trunk
17 Removed conf_inten, and fixed bug in transmitter master mode. gedra 7297d 20h /trunk
16 Top level test bench. gedra 7300d 01h /trunk
15 Transmitter top level, slave mode. gedra 7300d 01h /trunk
14 Transmitter top level, master mode. gedra 7300d 01h /trunk
13 Receiver top level, slave mode. gedra 7300d 01h /trunk
12 Receiver top level, master mode. gedra 7300d 01h /trunk
11 Transmitter component declarations. gedra 7300d 01h /trunk
10 Receiver component declarations. gedra 7300d 01h /trunk
9 Transmitter Wishbone cycle decoder. gedra 7300d 20h /trunk
8 Receiver Wishbone cycle decoder. gedra 7300d 20h /trunk
7 I2S encoder/decoder. gedra 7300d 20h /trunk
6 Version register. gedra 7300d 20h /trunk
5 Reuse notice. gedra 7300d 20h /trunk
4 Wishbone test bench notice. gedra 7300d 20h /trunk
3 I2S interface specification. gedra 7300d 20h /trunk
2 GPL License gedra 7300d 20h /trunk
1 Standard project directories initialized by cvs2svn. 7300d 20h /trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.