OpenCores
URL https://opencores.org/ocsvn/ion/ion/trunk

Subversion Repositories ion

[/] [ion/] - Rev 92

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 'hello' demo updated to use new startup files ja_rd 4896d 03h /ion
91 FIX: startup files can now be used to run from FLASH or BRAM ja_rd 4896d 03h /ion
90 Added 'Adventure' demo to be run from the DE-1 FLASH ja_rd 4896d 03h /ion
89 Added startup and utility functions for 'bare metal' applications running from FLASH, plus linker file ja_rd 4896d 03h /ion
88 Added UART RX interface to MPU template ja_rd 4896d 03h /ion
87 Added UART RX interface to MPU template ja_rd 4896d 03h /ion
86 Adapted TB template to use log trigger address ja_rd 4896d 03h /ion
85 BUG FIX: log2 function was wrong ja_rd 4896d 03h /ion
84 Added 'trigger address' for file logging to both the
vhdl TB and the python script		 ja_rd 4896d 03h /ion
83 BUG FIX: LHU was not doing sign extension properly
BUG FIX: SLTIU decoding was wrong		 ja_rd 4896d 03h /ion
82 bug fix: SLTI wasn't working properly in some cases ja_rd 4898d 03h /ion
81 Added a wait state to the SRAM area for the DE-1 demo code ja_rd 4904d 22h /ion
80 Stub cache fixed
Now supports code refills from static 16- and 8- bit memory
Plus many mirror corrections		 ja_rd 4904d 22h /ion
79 modelsim wave window script updated ja_rd 4906d 00h /ion
78 Code sample 'memtest' adapted to test read from flash ja_rd 4906d 00h /ion
77 Simulation template now supports simulated flash
Synthesis template adapted to latest cache interface
Python script now supports simulated flash		 ja_rd 4906d 00h /ion
76 Adapted pregenerated vhdl files to latest changes ja_rd 4906d 00h /ion
75 Added support for 8-bit-wide static memory (e.g. Flash)
Updated demo 'top' file to use the DE-1 onboard flash		 ja_rd 4906d 00h /ion
74 Fixed (harmless) error in simulation template 2 ja_rd 4906d 04h /ion
73 Fixed comment about write cycles in cache module ja_rd 4906d 05h /ion
72 Fixed stupid bug in SRAM write cycles (setup time violated)
Wait states implemented for SRAM wait and read cycles		 ja_rd 4906d 05h /ion
71 Doc updated to reflect last changes ja_rd 4906d 16h /ion
70 updated CodeBlocks project file ja_rd 4906d 17h /ion
69 Updated simulation scripts
Obsolete sim script removed		 ja_rd 4906d 17h /ion
68 Updated pre-generated vhdl files ja_rd 4906d 17h /ion
67 Deprecated files:
Marked three files as unused, to be removed		 ja_rd 4906d 17h /ion
66 Code samples:
Updated all code samples to use TB2 template and new memory map		 ja_rd 4906d 17h /ion
65 Fixed io input mux in MPU template 1 ja_rd 4906d 17h /ion
64 Refactored memory decoding logic
(wait states and read-only attributes unimplemented yet)		 ja_rd 4906d 17h /ion
63 DE-1 demo top module:
added registers for SD interface, switches and 7-seg display		 ja_rd 4906d 17h /ion

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.