OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [tags/] [Release_1.3/] [rtl] - Rev 44

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
44 toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface JonasDC 4239d 10h /mod_sim_exp/tags/Release_1.3/rtl
43 made the core parameters generics JonasDC 4239d 10h /mod_sim_exp/tags/Release_1.3/rtl
42 corrected wrong library name for mod_sim_exp_pkg JonasDC 4245d 17h /mod_sim_exp/tags/Release_1.3/rtl
41 removed deprecated files from version control JonasDC 4245d 17h /mod_sim_exp/tags/Release_1.3/rtl
40 adjusted core instantiation to new core module name JonasDC 4253d 21h /mod_sim_exp/tags/Release_1.3/rtl
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic		 JonasDC 4254d 09h /mod_sim_exp/tags/Release_1.3/rtl
38 deprecated design files because of new pipeline structure, will be removed shortly JonasDC 4254d 14h /mod_sim_exp/tags/Release_1.3/rtl
37 changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths

and new systolic pipeline now supports split or single pipeline		 JonasDC 4258d 11h /mod_sim_exp/tags/Release_1.3/rtl
36 found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default.		 JonasDC 4259d 07h /mod_sim_exp/tags/Release_1.3/rtl
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4259d 11h /mod_sim_exp/tags/Release_1.3/rtl
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 4259d 14h /mod_sim_exp/tags/Release_1.3/rtl
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4259d 15h /mod_sim_exp/tags/Release_1.3/rtl
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4259d 20h /mod_sim_exp/tags/Release_1.3/rtl
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4259d 20h /mod_sim_exp/tags/Release_1.3/rtl
25 first version of new pipeline design. allows for more flexibility in nr of stages.
does not support split pipeline support yet. currently only works for single pipeline		 JonasDC 4260d 10h /mod_sim_exp/tags/Release_1.3/rtl
24 changed names of top-level module to mod_sim_exp_core JonasDC 4263d 19h /mod_sim_exp/tags/Release_1.3/rtl
23 added descriptive comments JonasDC 4263d 20h /mod_sim_exp/tags/Release_1.3/rtl
22 updated the systolic pipeline with descriptive signal names and comments JonasDC 4266d 14h /mod_sim_exp/tags/Release_1.3/rtl
21 changed x_i signal to xi JonasDC 4267d 22h /mod_sim_exp/tags/Release_1.3/rtl
20 added comments, changed signal name of x_reg_i to x_reg.
File is now according to OC design rules		 JonasDC 4267d 22h /mod_sim_exp/tags/Release_1.3/rtl
19 updated files with descriptive comments
changed signal names and removed redundant signals in stepping_logic		 JonasDC 4272d 17h /mod_sim_exp/tags/Release_1.3/rtl
18 updated stages with comments and renamed some signals for consistency JonasDC 4273d 17h /mod_sim_exp/tags/Release_1.3/rtl
17 updated files with descriptive comments and removed unnecessary signals in standard stage. Files are now according to OC design rules JonasDC 4273d 22h /mod_sim_exp/tags/Release_1.3/rtl
16 package with modified generic parameter for register_n JonasDC 4274d 11h /mod_sim_exp/tags/Release_1.3/rtl
15 changed generic for register width from n to width for consistency JonasDC 4274d 11h /mod_sim_exp/tags/Release_1.3/rtl
14 changed comments, file is now according to OC design rules JonasDC 4274d 11h /mod_sim_exp/tags/Release_1.3/rtl
13 added some descriptive comments and added check for incorrect value's of width and block_width.
File is now according to OC design rules		 JonasDC 4274d 11h /mod_sim_exp/tags/Release_1.3/rtl
12 updated comments, file is now completely according to design rules JonasDC 4274d 11h /mod_sim_exp/tags/Release_1.3/rtl
10 changed signal input port names to correct name JonasDC 4274d 16h /mod_sim_exp/tags/Release_1.3/rtl
9 added descriptive comments, and renamed input mux_result from cell_1b_adder to b for a more generic multipurpose code
also renamed output s from n_adder to r, to keep same signal names		 JonasDC 4274d 16h /mod_sim_exp/tags/Release_1.3/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.