OpenCores
URL https://opencores.org/ocsvn/mod_sim_exp/mod_sim_exp/trunk

Subversion Repositories mod_sim_exp

[/] [mod_sim_exp/] [trunk/] [rtl/] - Rev 68

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 added memory modules for modulus and operands for FPGA's that support asymmetric memory inferring. JonasDC 4105d 21h /mod_sim_exp/trunk/rtl
66 added asymmetric ram structures to support a more performant ramstyle.
defined for xilinx and altera, not tested with other tools.		 JonasDC 4105d 21h /mod_sim_exp/trunk/rtl
65 updated plb interface, now modulus is selectable and, fifo depth is adjustable.
updated makefile with new sources and update component in package		 JonasDC 4113d 13h /mod_sim_exp/trunk/rtl
63 now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx JonasDC 4113d 18h /mod_sim_exp/trunk/rtl
62 not used anymore JonasDC 4113d 21h /mod_sim_exp/trunk/rtl
61 updated comments, added optional altera constraint JonasDC 4113d 21h /mod_sim_exp/trunk/rtl
60 generic version of the fifo, not device specific anymore, uses dpram_generic
updated comments of RAM templates.		 JonasDC 4116d 11h /mod_sim_exp/trunk/rtl
59 added templates that correctly infer RAM, for dual port en true dual port RAM
added general functions file, (used in the two RAM templates)		 JonasDC 4116d 12h /mod_sim_exp/trunk/rtl
55 updated resource usage in comments JonasDC 4120d 11h /mod_sim_exp/trunk/rtl
54 generic fifo design: correctrly inferred by xilinx and altera JonasDC 4120d 12h /mod_sim_exp/trunk/rtl
53 correctly inferred ram for altera dual port ram JonasDC 4120d 18h /mod_sim_exp/trunk/rtl
52 correct inferring of blockram, no additional resources. JonasDC 4120d 19h /mod_sim_exp/trunk/rtl
51 true dual port ram for xilinx JonasDC 4120d 19h /mod_sim_exp/trunk/rtl
50 added folder for ram descriptions
added experimental simple dual port ram implementation for xilinx		 JonasDC 4120d 19h /mod_sim_exp/trunk/rtl
45 chance run_auto port or mod_sim_exp_core to exp_m JonasDC 4200d 19h /mod_sim_exp/trunk/rtl
44 toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface JonasDC 4204d 13h /mod_sim_exp/trunk/rtl
43 made the core parameters generics JonasDC 4204d 13h /mod_sim_exp/trunk/rtl
42 corrected wrong library name for mod_sim_exp_pkg JonasDC 4210d 21h /mod_sim_exp/trunk/rtl
41 removed deprecated files from version control JonasDC 4210d 21h /mod_sim_exp/trunk/rtl
40 adjusted core instantiation to new core module name JonasDC 4219d 01h /mod_sim_exp/trunk/rtl
39 changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic		 JonasDC 4219d 12h /mod_sim_exp/trunk/rtl
38 deprecated design files because of new pipeline structure, will be removed shortly JonasDC 4219d 17h /mod_sim_exp/trunk/rtl
37 changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths

and new systolic pipeline now supports split or single pipeline		 JonasDC 4223d 14h /mod_sim_exp/trunk/rtl
36 found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default.		 JonasDC 4224d 11h /mod_sim_exp/trunk/rtl
34 operand memory now supports custom operand widths, the internal memory stays the fixed 1536 bit, but the bus width is now adjustable to any size below. JonasDC 4224d 14h /mod_sim_exp/trunk/rtl
33 default pipeline changed to old version, there seems to be an occasional error with new version. JonasDC 4224d 17h /mod_sim_exp/trunk/rtl
32 new systolic pipeline structure now has split pipeline support, tested and verified in simulation. the core now uses this pipeline by default. JonasDC 4224d 18h /mod_sim_exp/trunk/rtl
31 put first cell logic of the pipeline in a separate design unit, tested and working JonasDC 4224d 23h /mod_sim_exp/trunk/rtl
30 put last cell logic of the pipeline in a separate design unit, tested and working JonasDC 4225d 00h /mod_sim_exp/trunk/rtl
25 first version of new pipeline design. allows for more flexibility in nr of stages.
does not support split pipeline support yet. currently only works for single pipeline		 JonasDC 4225d 13h /mod_sim_exp/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.