Rev |
Log message |
Author |
Age |
Path |
81 |
updated files, now using the components of the mod_sim_exp_pkg instead of direct entity declaration |
JonasDC |
4177d 13h |
/mod_sim_exp/trunk/rtl/vhdl |
77 |
found fault in code, now synthesizes normally |
JonasDC |
4193d 04h |
/mod_sim_exp/trunk/rtl/vhdl |
75 |
made rw_address a vector of a fixed width |
JonasDC |
4195d 15h |
/mod_sim_exp/trunk/rtl/vhdl |
74 |
removed C_NR_OP and C_NR_M from the generic of mod_sim_exp_core and made them contstants, because currently no other values than 4 an 2 resp. are supported/can be implemented. |
JonasDC |
4198d 11h |
/mod_sim_exp/trunk/rtl/vhdl |
73 |
updated plb interface, mem_style and device generics added |
JonasDC |
4199d 11h |
/mod_sim_exp/trunk/rtl/vhdl |
69 |
big update, the mod_sim_exp core now has a selectable ram structure. a generic ram that should be usable in any fpga, a asymmetric ram that is usable for some devices of altera or xilinx and uses less resources. |
JonasDC |
4200d 11h |
/mod_sim_exp/trunk/rtl/vhdl |
67 |
added memory modules for modulus and operands for FPGA's that support asymmetric memory inferring. |
JonasDC |
4200d 14h |
/mod_sim_exp/trunk/rtl/vhdl |
66 |
added asymmetric ram structures to support a more performant ramstyle.
defined for xilinx and altera, not tested with other tools. |
JonasDC |
4200d 14h |
/mod_sim_exp/trunk/rtl/vhdl |
65 |
updated plb interface, now modulus is selectable and, fifo depth is adjustable.
updated makefile with new sources and update component in package |
JonasDC |
4208d 06h |
/mod_sim_exp/trunk/rtl/vhdl |
63 |
now using a generic description of the ram for the memory. the core now should synthesize for al fpga's, no device specific code anymore. tested and synthesizes for altera and xilinx |
JonasDC |
4208d 11h |
/mod_sim_exp/trunk/rtl/vhdl |
62 |
not used anymore |
JonasDC |
4208d 14h |
/mod_sim_exp/trunk/rtl/vhdl |
61 |
updated comments, added optional altera constraint |
JonasDC |
4208d 14h |
/mod_sim_exp/trunk/rtl/vhdl |
60 |
generic version of the fifo, not device specific anymore, uses dpram_generic
updated comments of RAM templates. |
JonasDC |
4211d 04h |
/mod_sim_exp/trunk/rtl/vhdl |
59 |
added templates that correctly infer RAM, for dual port en true dual port RAM
added general functions file, (used in the two RAM templates) |
JonasDC |
4211d 05h |
/mod_sim_exp/trunk/rtl/vhdl |
55 |
updated resource usage in comments |
JonasDC |
4215d 04h |
/mod_sim_exp/trunk/rtl/vhdl |
54 |
generic fifo design: correctrly inferred by xilinx and altera |
JonasDC |
4215d 05h |
/mod_sim_exp/trunk/rtl/vhdl |
53 |
correctly inferred ram for altera dual port ram |
JonasDC |
4215d 11h |
/mod_sim_exp/trunk/rtl/vhdl |
52 |
correct inferring of blockram, no additional resources. |
JonasDC |
4215d 12h |
/mod_sim_exp/trunk/rtl/vhdl |
51 |
true dual port ram for xilinx |
JonasDC |
4215d 12h |
/mod_sim_exp/trunk/rtl/vhdl |
50 |
added folder for ram descriptions
added experimental simple dual port ram implementation for xilinx |
JonasDC |
4215d 12h |
/mod_sim_exp/trunk/rtl/vhdl |
45 |
chance run_auto port or mod_sim_exp_core to exp_m |
JonasDC |
4295d 12h |
/mod_sim_exp/trunk/rtl/vhdl |
44 |
toplevel of the Modular Simultaneous Exponentiation IP core for the PLB interface |
JonasDC |
4299d 06h |
/mod_sim_exp/trunk/rtl/vhdl |
43 |
made the core parameters generics |
JonasDC |
4299d 06h |
/mod_sim_exp/trunk/rtl/vhdl |
42 |
corrected wrong library name for mod_sim_exp_pkg |
JonasDC |
4305d 14h |
/mod_sim_exp/trunk/rtl/vhdl |
41 |
removed deprecated files from version control |
JonasDC |
4305d 14h |
/mod_sim_exp/trunk/rtl/vhdl |
40 |
adjusted core instantiation to new core module name |
JonasDC |
4313d 18h |
/mod_sim_exp/trunk/rtl/vhdl |
39 |
changed files to remove warnings from synthesis
last cell logic is simplified because of redundant logic |
JonasDC |
4314d 05h |
/mod_sim_exp/trunk/rtl/vhdl |
38 |
deprecated design files because of new pipeline structure, will be removed shortly |
JonasDC |
4314d 10h |
/mod_sim_exp/trunk/rtl/vhdl |
37 |
changed names of some generics of the multiplier.
moved the parameters for the core to the package of the core
testbench now uses this parameters to adapt to different bit widths
and new systolic pipeline now supports split or single pipeline |
JonasDC |
4318d 07h |
/mod_sim_exp/trunk/rtl/vhdl |
36 |
found bug in new pipeline structure, now working properly. (tested in sim)
mod_sim_exp_core uses new flexible pipeline as default. |
JonasDC |
4319d 04h |
/mod_sim_exp/trunk/rtl/vhdl |