OpenCores
URL https://opencores.org/ocsvn/open8_urisc/open8_urisc/trunk

Subversion Repositories open8_urisc

[/] [open8_urisc] - Rev 323

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
323 Forgot to add files jshamlet 273d 16h /open8_urisc
322 Performance fixes for the LCD interface,
Fixed incorrect entity name for the dual LTC2355 IF,
Added a CPU-accessible 8-channel averager core and FIFO-style ROM
jshamlet 273d 16h /open8_urisc
321 Fixed issue with parity flag in receiver sticking jshamlet 377d 09h /open8_urisc
320 Inverted flow control signals to match EIA-232 specification jshamlet 379d 12h /open8_urisc
319 Fixed off-by-one error in channel count jshamlet 380d 15h /open8_urisc
318 Added o8_scale_conv.vhd and intdiv.vhd jshamlet 384d 17h /open8_urisc
317 Altered the reinit signal on teh adc128s022.vhd driver to be optional, and removed the "dead" signal from the upper level o8_de0_nano_adc_if.vhd code. jshamlet 398d 14h /open8_urisc
316 More code cleanup and comments,
Removed INT_VECTOR_n constants, as they are superfluous. There are no reasonable situations in which the constants would be altered.
jshamlet 398d 14h /open8_urisc
315 Added Terasic DE0 Nano ADC interface and rolling averager. jshamlet 398d 15h /open8_urisc
314 Code cleanup and added comments jshamlet 398d 16h /open8_urisc
313 Added all generics to package component jshamlet 398d 17h /open8_urisc
312 Added o8_timer24.vhd as a more flexible alternative to o8_sys_timer_ii.vhd.
Also cleaned up some comments in the HTML documentation
jshamlet 398d 17h /open8_urisc
311 Updated documentation to reflect generic switch controlling ROR/ROL behavior and the carry bit jshamlet 442d 14h /open8_urisc
310 Added optional DACadv signal to advance the PWM engine using an external signal. This is used to synchronize the DAC with other DACs or for streaming multiple streams across a high-speed serial link. jshamlet 469d 19h /open8_urisc
309 Comment cleanup jshamlet 480d 03h /open8_urisc
308 jshamlet 491d 09h /open8_urisc
307 Fixed comments on o8_version.vhd jshamlet 698d 19h /open8_urisc
306 Moved REINIT_TASK_TABLE_PTR call to INITIALIZE_TASK_STACK jshamlet 702d 21h /open8_urisc
305 More code cleanup - rearranged macros and moved stack init to separate macro jshamlet 702d 21h /open8_urisc
304 Modified TASK_SETUP to use the same macros as the rest of the task switcher and cleaned up the code some more. jshamlet 702d 21h /open8_urisc
303 Fixed working, but "incorrect" code (constants were right, but were named incorrectly jshamlet 703d 08h /open8_urisc
302 Corrected issue where register state wasn't being preserved for user function stubs,
Modified FREEMEM calc to use the region size constant.
jshamlet 703d 09h /open8_urisc
301 Adding actual task manager files jshamlet 705d 06h /open8_urisc
300 Adding core task manager assembly jshamlet 705d 06h /open8_urisc
299 Modified the status_led.vhd to slow down the DIM50PCT signal to 1/32 instead of 1/2 for use with shift-register based discrete LEDs and added the ability to chain the toggle signal to save on resources as well as synchronize the "toggling" jshamlet 707d 07h /open8_urisc
298 Fixed a long-standing bug in the SBC instruction where the 1 wasn't being added to complete the 2's complement of Rn. This was causing off-by-one errors in subtraction and negating carry only subtractions. jshamlet 708d 09h /open8_urisc
297 Fixed register map comments jshamlet 998d 17h /open8_urisc
296 Removed parallel interface from o8_vector_rx.vhd, modified vector_tx.vhd to use a generic for it's seed value, slight formatting change on o8_elapsed_usec.vhd. jshamlet 1007d 09h /open8_urisc
295 Undoing previous revision. UART was fine, bug reporter was not. jshamlet 1010d 12h /open8_urisc
294 Fixed an ancient bug in the parity logic that had the parity inverted. jshamlet 1010d 17h /open8_urisc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.