OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] - Rev 116

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
116 Update documentation to reflect the latest core updates. olivier.girard 4818d 05h /openmsp430/trunk
115 Add linker script example. olivier.girard 4827d 05h /openmsp430/trunk
114 Improved the VerifyCPU_ID procedure. olivier.girard 4830d 04h /openmsp430/trunk
113 Created ChangeLog files... olivier.girard 4831d 04h /openmsp430/trunk
112 Modified comment. olivier.girard 4835d 04h /openmsp430/trunk
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.
olivier.girard 4836d 04h /openmsp430/trunk
110 Rework of the GUI for the software development tools.
Added possibility to give custom information through the omsp_alias.xml file.
olivier.girard 4837d 04h /openmsp430/trunk
109 Update Xilinx FPGA example with the latest openMSP430 core RTL version. olivier.girard 4890d 13h /openmsp430/trunk
108 Add serial debug interface tasks to the Actel fpga simulation environment. olivier.girard 4892d 02h /openmsp430/trunk
107 Update Actel and Alter FPGA examples with the latest openMSP430 core RTL version. olivier.girard 4892d 02h /openmsp430/trunk
106 Separated the Timer A defines from the openMSP430 ones.
Added the "dbg_en" port in order to allow a separate reset of the debug interface.
Added the "core_en" port (when cleared, the CPU will stop execution, the dbg_freeze signal will be set and the aclk & smclk will be stopped).
Renamed "per_wen" to "per_we" to prevent confusion with active low signals.
Removed to missing unused flops when the DBG_EN is not defined (thanks to Mihai contribution).
olivier.girard 4892d 02h /openmsp430/trunk
105 Removed dummy memory read access for the MOV/PUSH/CALL/RETI instructions.
These were not problematic but this is simply cleaner that way.
olivier.girard 4907d 03h /openmsp430/trunk
104 Update all FPGA example projects with the latest RTL version. olivier.girard 4911d 04h /openmsp430/trunk
103 Removed the timescale from all RTL files.
Added possibility to exclude the "includes" statements from the RTL.
olivier.girard 4912d 10h /openmsp430/trunk
102 Fixed bug reported by Mihai ( http://opencores.org/bug,view,1955 ).
The following PUSH instructions are now working as expected:

- indexed mode: PUSH x(R1)
- indirect register mode: PUSH @R1
- indirect autoincrement: PUSH @R1+
olivier.girard 4913d 02h /openmsp430/trunk
101 Cosmetic change in order to prevent an X propagation whenever executing a byte instruction with an uninitialized memory location as source. olivier.girard 4913d 04h /openmsp430/trunk
100 Update HTML documentation with Actel's FPGA implementation example (file & directory description section). olivier.girard 4916d 03h /openmsp430/trunk
99 Small fix for CVER simulator support. olivier.girard 4917d 04h /openmsp430/trunk
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.
olivier.girard 4917d 04h /openmsp430/trunk
97 Update Tools' Windows executables with EraseROM command fix. olivier.girard 4918d 04h /openmsp430/trunk
96 Fixed EraseROM command in the TCL library of the Software development tools. olivier.girard 4918d 04h /openmsp430/trunk
95 Update some test patterns for the additional simulator supports. olivier.girard 4921d 04h /openmsp430/trunk
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim
olivier.girard 4921d 04h /openmsp430/trunk
93 Update Tools' Windows executables. olivier.girard 4925d 03h /openmsp430/trunk
92 Fixed bug where the openmsp430-minidebug application shows data memory size instead of program memory size and program memory size instead of data memory size.
Thanks to "dir" for reporting the bug :-)
olivier.girard 4925d 05h /openmsp430/trunk
91 Fixed bug when an IRQ arrives while CPU is halted through the serial debug interface.
This bug is CRITICAL for people using working with interrupts and the Serial Debug Interface.
olivier.girard 4925d 05h /openmsp430/trunk
90 Update windows executables for the tools. olivier.girard 4940d 10h /openmsp430/trunk
89 Update the loader tool to support Intel-HEX format. olivier.girard 4940d 10h /openmsp430/trunk
88 Update windows executables for the tools. olivier.girard 4940d 11h /openmsp430/trunk
87 Minor update of gdbproxy to allow sourcing some custom tcl scripts.
Major update of the minidebugger (complete re-work of the GUI).
olivier.girard 4940d 11h /openmsp430/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.