OpenCores
URL https://opencores.org/ocsvn/openmsp430/openmsp430/trunk

Subversion Repositories openmsp430

[/] [openmsp430/] [trunk/] [fpga/] [xilinx_diligent_s3board/] [sim/] - Rev 162

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
155 Update FPGA projects with the latest openMSP430 verilog code. olivier.girard 4346d 05h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
153 Update XFLOW scripts to bring more automation.
Several bitstreams are now checked in for direct use.		 olivier.girard 4401d 04h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
151 Add possibility to configure custom Program, Data and Peripheral memory sizes. olivier.girard 4431d 04h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
138 Update simulation scripts to support Cygwin out of the box for Windows users. olivier.girard 4521d 15h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
136 Update all FPGA projects with the latest core version. olivier.girard 4553d 05h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
111 Re-organized the "openMSP430_defines.v" file.
Re-defined the CPU_ID register of the debug interface (in particular to support custom user versioning).
Added RTL configuration possibility to expand the peripheral address space from 512B (0x0000 to 0x0200) to up to 32kB (0x0000 to 0x8000).
As a consequence the per_addr bus width goes from 8 to 14 bits and the peripherals address decoders have been updated accordingly.		 olivier.girard 4860d 06h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
109 Update Xilinx FPGA example with the latest openMSP430 core RTL version. olivier.girard 4914d 15h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
105 Removed dummy memory read access for the MOV/PUSH/CALL/RETI instructions.
These were not problematic but this is simply cleaner that way.		 olivier.girard 4931d 05h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
98 Added support for VCS verilog simulator.
VPD and TRN waveforms can now be generated.		 olivier.girard 4941d 06h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
94 Thanks to Mihai-Costin Manolescu's contribution, the simulation scripts now support the following simulators:
- Icarus Verilog
- Cver
- Verilog-XL
- NCVerilog
- Modelsim		 olivier.girard 4945d 06h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
85 Diverse RTL cosmetic updates. olivier.girard 4972d 05h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
73 Update all bash scripts headers with "#!/bin/bash" instead of "#!/bin/sh".
This will prevent compatibility problems in systems where bash isn't the default shell.		 olivier.girard 5150d 07h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
72 Expand configurability options of the program and data memory sizes. olivier.girard 5152d 07h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
71 Update the FPGA example projects with the newer openMSP430 core including the hardware multiplier. olivier.girard 5299d 06h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
54 Update FPGA projects with the combinatorial loop fixed. olivier.girard 5338d 08h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
40 Minor updates. olivier.girard 5367d 05h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
39 Update FPGA projects with new openMSP430 core. olivier.girard 5367d 05h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
37 olivier.girard 5367d 05h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
28 renamed "diligent_s3board" directory to "xilinx_diligent_s3board" olivier.girard 5377d 14h /openmsp430/trunk/fpga/xilinx_diligent_s3board/sim
26 Xilinx implementation example:
- update the project directory structure.
- make a local copy of the openMSP430 core to make the project self contained.		 olivier.girard 5377d 14h /openmsp430/trunk/fpga/diligent_s3board/sim
23 Renamed the "openMSP430.inc" file to "openMSP430_defines.v" & added the "timescale.v" file.
In order to follow the same structure as other OpenCores projects, the timescale and the defines are now included from within the Verilog files (using the `include construct).		 olivier.girard 5488d 10h /openmsp430/trunk/fpga/diligent_s3board/sim
20 added some SVN ignore patterns.
small update to html documentation		 olivier.girard 5514d 04h /openmsp430/trunk/fpga/diligent_s3board/sim
16 Updated header with SVN info olivier.girard 5514d 05h /openmsp430/trunk/fpga/diligent_s3board/sim
2 Upload complete openMSP430 project to the SVN repository olivier.girard 5549d 05h /openmsp430/trunk/fpga/diligent_s3board/sim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.