OpenCores
URL https://opencores.org/ocsvn/openrisc_2011-10-31/openrisc_2011-10-31/trunk

Subversion Repositories openrisc_2011-10-31

[/] [openrisc/] [tags/] [or1ksim/] [or1ksim-0.5.0rc3] - Rev 224

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
224 Add new library functions and modify existing ones. Change the parameter type enumarations to upper case. New (simplified and corrected) config file parsing. No include files or default sim.cfg. jeremybennett 5127d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
220 Updated library interface to take a full command line (this will break all old code). Added -q/--quiet and --report-memory-errors flags to command line. Fixed all tests to match this. jeremybennett 5134d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
202 Adding executed log in binary format capability to or1ksim julius 5140d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
144 Missing file to fix bug 1797. jeremybennett 5157d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
143 Fix building for Cygwin with GCC 3.4.4 (Bug 1797). Fix breakpoints with instruction cache enabled (Bug 195). jeremybennett 5157d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
134 Updates for stable release 0.4.0 jeremybennett 5165d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
127 New config option to allow l.xori with unsigned operand. jeremybennett 5171d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
124 Overflow handling now in line with architecture manual. Tests added. jeremybennett 5172d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
123 Implementation of l.mfspr and l.mtspr corrected to use bitwise OR rather than addition. Associated tests added. jeremybennett 5172d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
122 Added l.ror and l.rori with associated tests. jeremybennett 5173d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
121 Adds exception handling to l.jalr and l.jr. Adds appropriate tests. jeremybennett 5173d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
118 New tests of multiply. Improved tests of exception handling for addition and division. Improvements to instruction testing library. jeremybennett 5174d 12h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
116 Updated to fix l.maci and add tests for l.mac, l.maci, l.macrc and l.msb. Fixed bugs in the old Or1ksim mul test at the same time. jeremybennett 5176d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
115 Added support for l.fl1 and tests for l.ff1 and l.fl1 jeremybennett 5177d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
114 l.addic added. Tests of l.add, l.addc, l.addi and l.addic completed. All set overflow correctly, triggering a range exception if the OVE bit is set in the SR. jeremybennett 5177d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
112 Tidy ups to Ethernet test fixes. new tests for l.add. Fixes so l.add computes overflow correctly, and generates a range exception if the the OVE bit is set in the supervision register. jeremybennett 5178d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
110 or1ksim make check should work without a libc in the or32-elf tools julius 5179d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
107 New instruction set testing infrastructure. Fix for l.div/li.divu (Bug 1770) and tests for that bug. jeremybennett 5181d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
106 Removing old tests, pending addition of new ones. jeremybennett 5181d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
104 Candidate release 0.4.0rc4 jeremybennett 5184d 22h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
101 ChangeLog updated for floating point support. Fixed bug in generic peripheral upcalls. Upped release date in configure.ac. Removed redundant debugging print in abstract.c jeremybennett 5193d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
100 Single precision FPU stuff for or1ksim julius 5193d 19h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
99 Bug in test evaluation for library fixed. jeremybennett 5198d 16h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
98 Comprehensive testing of the library JTAG interface. Updates to the documentation to warn of issues in using the memory controller. jeremybennett 5199d 18h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
97 Updates to test the new JTAG library interface (not yet complete). jeremybennett 5214d 00h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
96 Various changes which had not been picked up in earlier commits. jeremybennett 5215d 01h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
95 Some tidy ups to the DejaGNU testing.

All Mark Jarvin's fixes for Mac OS X.		 jeremybennett 5216d 17h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
93 Additional library tests. Key difference is change to Or1ksim library interface for upcalls to bring closer in to line with SystemC TLM 2.0. jeremybennett 5220d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
91 Tidy up of some obsolete configuration code. jeremybennett 5227d 14h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3
90 Reorganized to allow tests with both native code (for the library) and OpenRISC code (which requires the target tool chain). jeremybennett 5227d 15h /openrisc/tags/or1ksim/or1ksim-0.5.0rc3

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.