OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] - Rev 511

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
510 Updates for release 0.5.1rc1. jeremybennett 4942d 15h /openrisc/trunk
508 Updates for Or1ksim 0.5.0rc3. jeremybennett 4943d 15h /openrisc/trunk
507 Newlib libgloss board support update. Corresponding GCC port changes to support it. julius 4949d 11h /openrisc/trunk
506 ORPSoC or1200 interrupt and syscall generation test julius 4950d 10h /openrisc/trunk
505 OR1200 overflow detection fixup

SPIflash program update

or1200 driver library timer improvement
julius 4950d 11h /openrisc/trunk
504 ORPSoC ALU update with new comparison configuration option, software test for comparisons and register file comment cleanup julius 4967d 07h /openrisc/trunk
503 ORPSoC's or1200 defines fix to indicate we don't actually have I/DMMU invalidate registers. julius 4968d 03h /openrisc/trunk
502 ORPSoC update - or1200, ethmac Xilinx fifos
or1200 in ORPSoC has carry bit, overflow bit, and range exception added and tested. New software tests in ORPSoC library. Ml501 build had ethmac fifos added, and or1200_defines updated to use these new or1200 features by default
julius 4970d 07h /openrisc/trunk
501 ORPSoC or1200 mult/mac/divide unit serial arith bug fixed.
ORPSoC or1200 defines now use serial divide by default
julius 4971d 07h /openrisc/trunk
500 ORPSoC's System C UART model can now accept input from stdin during simulation to drive consoles etc

ML501 simulation makefile update to allow custom ELFs to be specified
julius 4971d 10h /openrisc/trunk
499 ORPSoC OR1200 updates - added l.ext instructions with tests, ammended some MAC bugs, decode stage cleanup julius 4972d 03h /openrisc/trunk
498 or_debug_proxy updates to documentation and Makefile related to latest ftd2xx driver, julius 4973d 16h /openrisc/trunk
497 or_debug_proxy updates julius 4974d 12h /openrisc/trunk
496 ORPSoC ml501 updates - increased frequency, updated documentation julius 4974d 14h /openrisc/trunk
495 ORPSoC adding more accessor functions to Micron SDRAM model. julius 4974d 14h /openrisc/trunk
494 Change to ensure handles ctrl-C correctly with empty line. jeremybennett 4985d 08h /openrisc/trunk
493 ORPSoC VPI JTAG interface, hopefully fix 64-bit machine compile issues. julius 4987d 16h /openrisc/trunk
492 ORPSoC VPI interface for modelsim and documentation update julius 4988d 14h /openrisc/trunk
491 ORPSoC or1200_monitor update. julius 4989d 01h /openrisc/trunk
490 Updates to fix spurious test failures and register scheduling. jeremybennett 4993d 07h /openrisc/trunk
489 ORPSoC sw cleanup. Remove warnings. julius 4998d 13h /openrisc/trunk
488 ORPSoC OR1200 driver - tick timer exception handler reverted to generic - cpu tick function hook used as default in handler table. OR1200 timer demo sw for board added. julius 4998d 14h /openrisc/trunk
487 ORPSoC main software makefile update julius 5001d 12h /openrisc/trunk
486 ORPSoC updates, mainly software, i2c driver julius 5001d 12h /openrisc/trunk
485 ORPSoC updates - or1200 monitor now has separate defines file, ethmac updates to fifos and wishbone IF, board.h changes for UART (may propegate to other drivers with multiple cores, we'll see), crt0.S for or1200 now zeros all registers on reset, adding own ethernet tests for ML501 julius 5005d 16h /openrisc/trunk
484 Changes to make r12 call-saved and to bring wchar tests in line. jeremybennett 5006d 14h /openrisc/trunk
483 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 5008d 16h /openrisc/trunk
482 Don't hardcode tool versions in help text olof 5010d 04h /openrisc/trunk
481 OR1200 Update. RTL and spec. julius 5021d 23h /openrisc/trunk
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 5022d 21h /openrisc/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.