OpenCores
URL https://opencores.org/ocsvn/openrisc_me/openrisc_me/trunk

Subversion Repositories openrisc_me

[/] [openrisc/] [trunk/] - Rev 486

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
486 Updated with new opcodes to generate random numbers and to identify us as Or1ksim. jeremybennett 4951d 06h /openrisc/trunk
485 Use variable names in help text to describe default options olof 4952d 01h /openrisc/trunk
484 ORPSoC update - adding ability to use a Modelsim without vopt executable julius 4954d 19h /openrisc/trunk
483 ORPSoC OR1200 update. Adding parity testbench and generic fault tolerance testing build. julius 4954d 23h /openrisc/trunk
482 ORPSoC updates - adding parity checking RTL, ethernet MAC FIFO buffer updates. Software changes. julius 4959d 16h /openrisc/trunk
481 OR1200 Update. RTL and spec. julius 4959d 21h /openrisc/trunk
480 ORPSoC updates - ml501 project cleanups, DDR2 cache bug fixes. julius 4960d 18h /openrisc/trunk
479 ORPSoC update to ml501 board port. Memory controller caching fixed up, does multiple lines of cache and Wishbone bursting. julius 4961d 18h /openrisc/trunk
478 ORPSoC update - ml501 or1200 cache configuration set to maximum, some cleanups. julius 4963d 09h /openrisc/trunk
477 ORPSoC update - Added ability to enable OR1200 caches up to 32KB, which requires line size of 32bytes and 8-beat Wishbone bursts.
Changed cache sizes of both instruction and data cache of reference design to 4kB each.
julius 4963d 17h /openrisc/trunk
476 ORPSoC updates. Added 16kB cache options to OR1200, now as default on reference design. Cleaned up simulation Makefile more. julius 4964d 11h /openrisc/trunk
475 ORPSoC main simulation makefile tidy up, addition of BSS test to cbasic test, addition or o1ksim config files for each board build, modification of BSS symbols in linker script and crt0. julius 4964d 13h /openrisc/trunk
474 uC/OS-II port linker flags updated. julius 4964d 19h /openrisc/trunk
473 Fix typos in tool chain build script. Add build script for BusyBox/uClibc/Linux. Delete obsolete scripts, improve board description for test, add -pthread flag to GCC for Linux. jeremybennett 4965d 14h /openrisc/trunk
472 Various changes which improve the quality of the tracing. jeremybennett 4965d 15h /openrisc/trunk
471 Adding ucos-ii port. julius 4967d 18h /openrisc/trunk
470 ORPSoC OR1200 crt0 updates. julius 4968d 13h /openrisc/trunk
469 newlib update - added zeroing of r0 to crt0.S julius 4969d 14h /openrisc/trunk
468 ORPSoC update:
Added USER_ELF and USER_VMEM options to reference design simulation scripts.
Changed use of absolute BOARD_PATH variable to simply BOARD relative to board path
ML501's board.h bootrom default now boot from SPI
julius 4969d 14h /openrisc/trunk
467 ORPmon - bug fixes and clean up. julius 4970d 12h /openrisc/trunk
466 ORPSoC updates:
Add new test to determine processor's capabilities.
Fix up typo in example in spiflash app README
julius 4970d 18h /openrisc/trunk
465 ORPSoC SPI flash load Makefile and README updates. julius 4971d 08h /openrisc/trunk
464 More ORPmon updates. julius 4971d 09h /openrisc/trunk
463 ORPmon update julius 4971d 11h /openrisc/trunk
462 ORPSoC SystemC wrapper updates, monitor output more similar to or1ksim.

RAM models updated.
julius 4971d 16h /openrisc/trunk
461 Updated to be much stricter about usage. jeremybennett 4973d 12h /openrisc/trunk
460 Merged in changes from Jeremy to Ethernet, updated documentation of tests, added l.nop 8 and l.nop 9 opcodes to turn tracing on and off. Updated documentation to cover l.nop opcodes. jeremybennett 4973d 13h /openrisc/trunk
459 Add option to bld-all.sh to explicitly set control load of make, and fix typos. julius 4973d 19h /openrisc/trunk
458 or1ksim testsuite updates julius 4974d 17h /openrisc/trunk
457 or1ksim - couple of ethernet peripheral updates, fixup of ethernet regression test so all tests pass again. julius 4983d 08h /openrisc/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.